High-speed interchip data transmission technology for superconducting multi-chip modules

We have developed an interchip data transmission scheme through passive transmission lines on a multi-chip-module (MCM) carrier and 100-/spl mu/m solder bump bonds. In rapid single flux quantum (RSFQ) logic, digital data are in the form of single flux quantum (SFQ) pulses. A reliable scheme for transmission of SFQ pulses through non-superconducting solder bumps between chips through a passive MCM substrate is yet to be established. Therefore, we have devised a scheme that converts SFQ pulses into toggles in a voltage waveform for interchip transmission. Data in the form of SFQ pulses are reconstructed from this voltage waveform using a sensitive quantizing pulse receiver. Our objective is to eliminate the need for amplification of the transmitted signal. This is achieved by increasing the receiver sensitivity. However, a sensitive receiver, a dc SQUID, may produce more than one SFQ pulse for each rising/falling edge of the voltage waveform. A simple circuit, pulse resurrection logic (PRL), is employed to discard any extra SFQ pulses. Together with the sensitive quantizer, the PRL circuit makes our scheme error tolerant. We have demonstrated the receiver operation using 3-/spl mu/m Nb RSFQ circuits at frequencies up to 20 GHz.

[1]  A. Smith,et al.  Multi-chip packaging for high speed superconducting circuits , 1995, IEEE Transactions on Applied Superconductivity.

[2]  A. Miklich,et al.  Circuits for chip-to-chip transportation of bits from single flux quantum circuits , 1997, IEEE Transactions on Applied Superconductivity.

[3]  M. Maezawa,et al.  Chip-to-chip communication using a single flux quantum pulse , 2000, IEEE Transactions on Applied Superconductivity.

[4]  V.K. Semenov,et al.  RSFQ front-end for a software radio receiver , 1999, IEEE Transactions on Applied Superconductivity.

[5]  D. Gupta,et al.  On-chip clock technology for ultrafast digital superconducting electronics , 2000 .

[7]  D. Zinoviev,et al.  COOL-0: Design of an RSFQ subsystem for petaflops computing , 1999, IEEE Transactions on Applied Superconductivity.

[8]  S.V. Rylov,et al.  Josephson output interfaces for RSFQ circuits , 1997, IEEE Transactions on Applied Superconductivity.