论文信息 - Design and Analysis of 2:1 Multiplexer for High Performance Digital Systems

Design and Analysis of 2:1 Multiplexer for High Performance Digital Systems

This paper is based on pre layout simulations of a proposed design of 2:1 multiplexer circuit that shows improved performance than the existing 2:1 multiplexer circuit. The proposed design demonstrates the superiority in terms of power–delay product, temperature sustainability and frequency when compared with existing 2:1 multiplexer and comparative analysis on 90nm and 45nm standard model on Tanner EDA tool version 13.0.

Neha Arora | Ila Gupta | Ila Gupta | N. Arora

[1] L. Heller,et al. Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2] Mohamed I. Elmasry,et al. Low-Power Digital VLSI Design: Circuits and Systems , 1995 .

[3] Thomas A. DeMassa,et al. Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[4] Wei Hwang,et al. Design and implementation of differential cascode voltage switch with pass-gate (DCVSPG) logic for high-performance digital systems , 1997 .

[5] Parag K. Lala,et al. A Fine Grain Configurable Logic Block for Self-checking FPGAs , 2001, VLSI Design.

[6] Shin Min Kang,et al. CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .

[7] John E. Ayers,et al. Digital Integrated Circuits: Analysis and Design , 2003 .

[8] Edgar Sánchez-Sinencio,et al. A DCVSL Delay Cell for Fast Low Power Frequency Synthesis Applications , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9] Neha Arora,et al. Analysis of Several 2:1 Multiplexer Circuits at 90nm and 45nm Technologies , 2012 .