论文信息 - Impact of high-permittivity dielectrics on speed performances and power consumption in double-gate-based CMOS circuits - 字舞流文

Impact of high-permittivity dielectrics on speed performances and power consumption in double-gate-based CMOS circuits

J. Autran | D. Munteanu | X. Loussier

[1] J. Autran,et al. A simulation analysis of FIBL in decananometer Double-Gate MOSFETs with high-κ gate dielectrics , 2005 .

[2] Akiko Ohata,et al. Evaluation of performance degradation factors for high-k gate dielectrics in N-channel MOSFETs , 2004 .

[3] J. Robertson. Electronic Structure and Band Offsets of High-Dielectric-Constant Gate Oxides , 2002 .

[4] J.M.C. Stork,et al. The impact of high-/spl kappa/ gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs , 1999 .

[5] Ming-Ren Lin,et al. Fringing-induced barrier lowering (FIBL) in sub-100 nm MOSFETs with high-K gate dielectrics , 1998 .

[6] P.C.H. Chan,et al. Investigation of the source/drain asymmetric effects due to gate misalignment in planar double-gate MOSFETs , 2005, IEEE Transactions on Electron Devices.