On generating high quality tests based on cell functions

In this paper we consider detection of faults in CMOS cells that are more complex than primitive gates. We derive a single set of tests based on functional description of the cells. The tests derived, if applied, detect multiple stuck-at faults, multiple transistor stuck-open faults, cross wire open faults, delay faults and bridging faults between inputs of the cell, in any implementation of the cell functions. We give results on an industrial design to demonstrate the benefits of the proposed tests relative to standard stuck-at, cell exhaustive and transition fault tests in covering faults in such cells.

[1]  Sheldon B. Akers,et al.  Universal Test Sets for Logic Networks , 1972, IEEE Transactions on Computers.

[2]  Sudhakar M. Reddy,et al.  Complete Test Sets for Logic Functions , 1973, IEEE Transactions on Computers.

[3]  Janak H. Patel,et al.  Fast and accurate CMOS bridging fault simulation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[4]  Tracy Larrabee,et al.  Test Pattern Generation for Realistic Bridge Faults in CMOS ICs , 1991, 1991, Proceedings. International Test Conference.

[5]  Bernd Becker,et al.  Resistive Bridging Fault Simulation of Industrial Circuits , 2008, 2008 Design, Automation and Test in Europe.

[6]  Chung Len Lee,et al.  A complement-based fast algorithm to generate universal test sets for combinational function blocks , 1992, Proceedings First Asian Test Symposium (ATS `92).

[7]  Friedrich Hapke,et al.  Cell-Aware Test , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  K. C. Y. Mei,et al.  Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.

[9]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[10]  Michel Renovell,et al.  Electrical analysis and modeling of floating-gate fault , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Sudhakar M. Reddy,et al.  A Gate Level Model for CMOS Combinational Logic Circuits with Application to Fault Detection , 1984, 21st Design Automation Conference Proceedings.

[12]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[13]  Adit D. Singh,et al.  Testing cross wire opens within complex gates , 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS).

[14]  Sandip Kundu,et al.  Defect-Based Test : A Key Enabler for Successful Migration to Structural Test , 1999 .

[15]  Janusz Rajski,et al.  Test Generation for Interconnect Opens , 2008, 2008 IEEE International Test Conference.

[16]  Janusz Rajski,et al.  Stuck-open and transition fault testing in CMOS complex gates , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[17]  Edward J. McCluskey,et al.  Gate exhaustive testing , 2005, IEEE International Conference on Test, 2005..

[18]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.