Noise margins of threshold logic gates containing resonant tunneling diodes

Threshold gates consisting of RTDs in conjunction, with HBTs or CHFETs or MOS transistors can form extremely compact, ultrafast, digital logic alternatives. The resonant tunneling phenomenon causes these circuits to exhibit super-high-speed switching capabilities. Additionally, by virtue of being threshold logic gates, they are guaranteed to be more compact than traditional digital logic circuits while achieving the same functionality. However, reliable logic design with these gates will need a thorough understanding of their noise performance and power dissipation among other things. In this paper, we present an analytical study of the noise performance of these threshold gates supplemented by computer simulation results, with the objective of obtaining reliable circuit design guidelines.

[1]  Koichi Maezawa,et al.  Analysis of Switching Time of Monostable-Bistable Transition Logic Elements Based on Simple Model Calculation , 1995 .

[2]  Peter M. Asbeck,et al.  Analysis of heterojunction bipolar transistor/resonant tunneling diode logic for low-power and high-speed digital applications , 1993 .

[3]  J. Lohstroh.  Static and dynamic noise margins of logic circuits , 1979 .

[4]  John N. Randall,et al.  Potential nanoelectronic integrated circuit technologies , 1996 .

[5]  T. Mizutani,et al.  Functions and applications of monostable-bistable transition logic elements (MOBILE's) having multiple-input terminals , 1994 .

[6]  Koichi Maezawa,et al.  A New Resonant Tunneling Logic Gate Employing Monostable-Bistable Transition , 1993 .

[7]  Koichi Maezawa,et al.  Device Technology for Monolithic Integration of InP-Based Resonant Tunneling Diodes and HEMTs (Special Issue on Quantum Effect Devices and Their Fabrication Technologies) , 1996 .

[8]  Ekmel Ozbay,et al.  Resonant tunneling diodes for switching applications , 1989 .

[9]  P. R. Smith,et al.  Quantum functional devices: resonant-tunneling transistors, circuits with reduced complexity, and multiple valued logic , 1989 .

[10]  Takao Waho,et al.  A literal gate using resonant-tunneling devices , 1996, Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96).

[11]  J. Hauser.  Noise margin criteria for digital logic circuits , 1993 .

[12]  Gary H. Bernstein,et al.  12 GHz clocked operation of ultralow power interband resonant tunneling diode pipelined logic gates , 1997, IEEE J. Solid State Circuits.

[13]  H.J. De Los Santos,et al.  Physics-based RTD current-voltage equation , 1996, IEEE Electron Device Letters.

[14]  Masakazu Shoji,et al.  Theory of CMOS Digital Circuits and Circuit Failures , 1992 .

[15]  T. Otsuji,et al.  High-speed operation of a resonant tunneling flip-flop circuit employing a MOBILE (monostable-bistable transition logic element) , 1997, 1997 55th Annual Device Research Conference Digest.

[16]  Pinaki Mazumder,et al.  Logic design based on negative differential resistance characteristics of quantum electronic devices , 1993 .

[17]  T. Waho,et al.  An exclusive-OR logic circuit based on controlled quenching of series-connected negative differential resistance devices , 1996, IEEE Electron Device Letters.

[18]  Hideaki Matsuzaki,et al.  High-speed operation of resonant tunnelling flip-flop circuit employing MOBILE (monostable-bistable transition logic element) , 1997 .

[19]  Pinaki Mazumder,et al.  Compact multiple-valued multiplexers using negative differential resistance devices , 1996, IEEE J. Solid State Circuits.