论文信息 - Estimation and Modeling of the Full Well Capacity in Pinned Photodiode CMOS Image Sensors

Estimation and Modeling of the Full Well Capacity in Pinned Photodiode CMOS Image Sensors

This letter presents a simple analytical model for the evaluation of the full well capacity (FWC) of pinned photodiode (PPD) CMOS image sensors depending on the operating conditions and on the pixel parameters. While in the literature and technical documentations FWC values are generally presented as fixed values independent of the operating conditions, this letter demonstrates that the PPD charge handling capability is strongly dependent on the photon flux.

[1] A. Theuwissen,et al. Negative Offset Operation of Four-Transistor CMOS Image Pixels for Increased Well Capacity and Suppressed Dark Current , 2008, IEEE Electron Device Letters.

[2] Shoji Kawahito,et al. Effects of Negative-Bias Operation and Optical Stress on Dark Current in CMOS Image Sensors , 2010, IEEE Transactions on Electron Devices.

[3] A. J. P. Theuwissen,et al. Analyzing the Radiation Degradation of 4-Transistor Deep Submicron Technology CMOS Image Sensors , 2012, IEEE Sensors Journal.

[4] A. Theuwissen,et al. Feedforward Effect in Standard CMOS Pinned Photodiodes , 2013, IEEE Transactions on Electron Devices.