A new flip-flop based on discrete-time parametric amplifier
暂无分享,去创建一个
Abdolreza Nabavi | Mehdi Ghavidel Jaliseh | Hadi Saiedpour Azar | Jila Amini-sheshdeh | A. Nabavi | Mehdi Ghavidel Jaliseh | Hadi Saeidpour Azar | Jila Amini-sheshdeh
[1] Abumoslem Jannesari,et al. A Low-Power Three-Tap DFE with Switched Resistor Slicer and CTLE in 0.18μm CMOS Technology , 2017, J. Circuits Syst. Comput..
[2] D. Kissinger,et al. A Linear Differential Transimpedance Amplifier for 100-Gb/s Integrated Coherent Optical Fiber Receivers , 2018, IEEE transactions on microwave theory and techniques.
[3] Rajasekhar Nagulapalli,et al. An OTA gain enhancement technique for low power biomedical applications , 2018 .
[4] Xiaoliang Bai,et al. A new statistical setup and hold time definition , 2012, 2012 IEEE International Conference on IC Design & Technology.
[6] Dietmar Kissinger,et al. A 40 Gb/s Monolithically Integrated Linear Photonic Receiver in a $0.25~\mu {\rm m}$ BiCMOS SiGe:C Technology , 2015, IEEE Microwave and Wireless Components Letters.
[7] Chih-Kong Ken Yang,et al. A 6.0-mW 10.0-Gb/s Receiver With Switched-Capacitor Summation DFE , 2007, IEEE Journal of Solid-State Circuits.
[8] Maryam Shojaei Baghini,et al. A Novel Method of Discrete-Time Signal Amplification Using NEMS Devices , 2018, IEEE Transactions on Electron Devices.
[9] Mohamed I. Elmasry,et al. MOS current mode circuits: analysis, design, and variability , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10] A. A. Yussuf,et al. Design of a compact quad-radiating element MIMO antenna for LTE/Wi-Fi application , 2019, AEU - International Journal of Electronics and Communications.
[11] Chang-Lin Hsieh,et al. Decision Feedback Equalizers Using the Back-Gate Feedback Technique , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.
[12] Fan Zhang,et al. Dynamic current mode logic based flip-flop design for robust and low-power security integrated circuits , 2017 .
[13] Suhwan Kim,et al. A 10.4-Gb/s 1-Tap Decision Feedback Equalizer With Different Pull-Up and Pull-Down Tap Weights for Asymmetric Memory Interfaces , 2020, IEEE Transactions on Circuits and Systems II: Express Briefs.
[14] M.I. Elmasry. Nanosecond NMOS VLSI current mode logic , 1982, IEEE Transactions on Electron Devices.
[15] Ming-Yan Tsai,et al. A novel low power flip-flop design using footless scheme , 2018 .
[16] Shalabh Gupta,et al. Bandwidth Enhancement of Flip-Flops Using Feedback for High-Speed Integrated Circuits , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.
[17] M. I. Elmasry,et al. Dynamic current mode logic (DyCML): a new low-power high-performance logic style , 2001, IEEE J. Solid State Circuits.
[18] Valerio Vignoli,et al. Power–Delay–Area–Noise Margin Tradeoffs in Positive-Feedback MOS Current-Mode Logic , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[19] Jin-Ku Kang,et al. A low-power CDR using dynamic CML latches and V/I converter merged with XOR for half-rate linear phase detection , 2014, IEICE Electron. Express.
[20] Seied Ali Hosseini,et al. Novel ternary D-Flip-Flap-Flop and counter based on successor and predecessor in nanotechnology , 2019, AEU - International Journal of Electronics and Communications.
[21] Yannis Tsividis,et al. Discrete-time parametric amplification based on a three-terminal MOS varactor: analysis and experimental results , 2003 .