Standing wave oscillator based clock distribution

This paper introduces a two-level bufferless standing wave oscillator based clock distribution network to minimize the clock power consumption. The global clock network is a serpentine architecture of many coupled standing wave oscillators. The local clock network is a group of fishbone architectures connected to the standing wave oscillators. The experimental result using simulation demonstrates that this architecture reduces 30% local clock power consumption.

[1]  Matthew R. Guthaus,et al.  Distributed resonant clock grid synthesis (ROCKS) , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[2]  Marios C. Papaefthymiou,et al.  Resonant-Clock Design for a Power-Efficient, High-Volume x86-64 Microprocessor , 2013, IEEE Journal of Solid-State Circuits.

[3]  Brian K. Flachs,et al.  A Resonant Global Clock Distribution for the Cell Broadband Engine Processor , 2009, IEEE Journal of Solid-State Circuits.

[4]  Wei Zhang,et al.  Design and simulation of a standing wave oscillator based PLL , 2016, Frontiers of Information Technology & Electronic Engineering.

[5]  Frank O'Mahony,et al.  A 10-GHz global clock distribution using coupled standing-wave oscillators , 2003 .

[6]  Brian K. Flachs,et al.  A Resonant Global Clock Distribution for the Cell Broadband-Engine Processor , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.