High Energy Efficient Reconfigurable Processor for Mobile Multimedia
暂无分享,去创建一个
[1] Hong Jiang,et al. A reconfigurable optical bus structure for shared memory multiprocessors with improved performance , 1995, Proceedings of Second International Workshop on Massively Parallel Processing Using Optical Interconnections.
[2] In-Cheol Park,et al. Loosely coupled memory-based decoding architecture for low density parity check codes , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Shekhar Borkar. Low-Voltage Design for Portable Systems , 2002 .
[4] Fadi J. Kurdahi,et al. MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.
[5] Gerald Estrin,et al. Organization of a ``Fixed-Plus-Variable'' Structure Computer for Computation of Eigenvalues and Eigenvectors of Real Symmetric Matrices , 1962, JACM.
[6] João Canas Ferreira,et al. Using a tightly-coupled pipeline in dynamically reconfigurable platform FPGAs , 2005, 8th Euromicro Conference on Digital System Design (DSD'05).
[7] Henry Hoffmann,et al. The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs , 2002, IEEE Micro.
[8] Gerald Estrin,et al. Organization of computer systems: the fixed plus variable structure computer , 1960, IRE-AIEE-ACM '60 (Western).
[9] Robert W. Brodersen. Low voltage design for portable systems , 2002 .