Scaling of Trigate Junctionless Nanowire MOSFET With Gate Length Down to 13 nm

In this letter, we report the performance of high-κ /metal gate nanowire (NW) transistors without junctions fabricated with a channel thickness of 9 nm and sub-15-nm gate length and NW width. Near-ideal subthreshold slope (SS) and extremely low leakage currents are demonstrated for ultrascaled gate lengths with a high on-off ratio (Ion/Ioff) >; 106. For the first time, an SS lower than 70 mV/dec is achieved at LG = 13 nm for n-type and p-type transistors, highlighting excellent electrostatic integrity of trigate junctionless NW MOSFETs.

[1]  G. Ghibaudo,et al.  Scaling of high-k/metal-gate Trigate SOI nanowire transistors down to 10nm width , 2012, 2012 13th International Conference on Ultimate Integration on Silicon (ULIS).

[2]  S. Suk,et al.  Sub-10 nm gate-all-around CMOS nanowire transistors on bulk Si substrate , 2006, 2009 Symposium on VLSI Technology.

[3]  Sung-Jin Choi,et al.  Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors , 2011, IEEE Electron Device Letters.

[4]  D.S.H. Chan,et al.  Omega-Gate p-MOSFET With Nanowirelike SiGe/Si Core/Shell Channel , 2009, IEEE Electron Device Letters.

[5]  O. Weber,et al.  Planar Fully depleted SOI technology: A powerful architecture for the 20nm node and beyond , 2010, 2010 International Electron Devices Meeting.

[6]  N. Loubet,et al.  Scalability of Extremely Thin SOI (ETSOI) MOSFETs to Sub-20-nm Gate Length , 2012, IEEE Electron Device Letters.

[7]  T. Numata,et al.  Understanding of short-channel mobility in tri-gate nanowire MOSFETs and enhanced stress memorization technique for performance improvement , 2010, 2010 International Electron Devices Meeting.

[8]  C. Carabasse,et al.  Experimental study on carrier transport limiting phenomena in 10 nm width nanowire CMOS transistors , 2010, 2010 International Electron Devices Meeting.

[9]  Chi-Woo Lee,et al.  High-Temperature Performance of Silicon Junctionless MOSFETs , 2010, IEEE Transactions on Electron Devices.

[10]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[11]  Jianmin Miao,et al.  Gate-All-Around Junctionless Nanowire MOSFET With Improved Low-Frequency Noise Behavior , 2011, IEEE Electron Device Letters.

[12]  M. Armstrong,et al.  Comparison of Junctionless and Conventional Trigate Transistors With $L_{g}$ Down to 26 nm , 2011, IEEE Electron Device Letters.