Rapid Prototyping of ASIP-based Flexible MMSE-IC Linear Equalizer

Rapid emergence of diverse wireless communication standards implies two crucial requirements on hardware mplementation: (1) Hardware platform flexibility for multistandard support, and (2) Rapid prototyping methodology for system validation under different use case scenarios.ASIP based platform, designed through Architecture Description Language (ADL) fulfills both of these requirements in an elegant way.This paper presents the design summary and prototypingflow of an ASIP-based flexible MMSE-IC Linear Equalizerfor MIMO Turbo-Equalization Applications. The rapid development and prototyping flow has been described startingfrom LISA ADL description till the FPGA implementation.Using a logic emulation board integrating Virtex 5 FPGA,the prototype of 2×2 spatially multiplexed MIMO systemachieves a throughput of 65 MSymbol/Sec at a clock frequencyof 130MHz.

[1]  Viktor Öwall,et al.  A scalable pipelined complex valued matrix inversion architecture , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[2]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[3]  Johan Eilert,et al.  Efficient Complex Matrix Inversion for MIMO Software Defined Radio , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[4]  M. Jezequel,et al.  Architecture dedicated to the MMSE equalizer of iterative receiver for linearly precoded MIMO systems , 2008, 2008 3rd International Conference on Information and Communication Technologies: From Theory to Applications.

[5]  Alex Orailoglu,et al.  Application-specific microprocessors , 2003 .

[6]  Alexander V. Veidenbaum,et al.  Guest Editors' Introduction: Application-Specific Microprocessors , 2003, IEEE Des. Test Comput..

[7]  J.R. Cavallaro,et al.  Complexity Analysis of MMSE Detector Architectures for MIMO OFDM Systems , 2005, Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers, 2005..

[8]  Heinrich Meyr,et al.  A novel methodology for the design of application-specificinstruction-set processors (ASIPs) using a machine description language , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Heinrich Meyr,et al.  A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[10]  Alain Glavieux,et al.  Iterative correction of intersymbol interference: Turbo-equalization , 1995, Eur. Trans. Telecommun..

[11]  Amer Baghdadi,et al.  ASIP-based flexible MMSE-IC Linear Equalizer for MIMO turbo-equalization applications , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.