NoCDepend: A Flexible and Scalable Dependability Technique for 3D Networks-on-Chip

In order to be able to handle an arbitrary amount of static communication segment faults in NoC-based MPSoCs, a flexible fault tolerance mechanism has to be applied. In this contribution, we present a flexible and scalable approach for fault-tolerance in NoCs, which - in contrast to existing circumvention techniques - can in principle handle any number of static faults in the routing network. It doesn't require routing restrictions (as static routing/source routing) and can basically be combined with any static or adaptive minimal or non-minimal routing algorithm. The needed additional hardware effort is low and the increase of the time for computation of routing decisions is reasonably low as well. The presented dependability technique can work hand-in-hand with a task scheduler/mapped and is applicable in critical, mixed-critical and non-critical application scenarios.

[1]  Jie Wu,et al.  A New Fault-Information Model for Adaptive & Minimal Routing in 3-D Meshes , 2008, IEEE Transactions on Reliability.

[2]  Huawei Li,et al.  A New Multiple-Round DOR Routing for 2D Network-on-Chip Meshes , 2009, 2009 15th IEEE Pacific Rim International Symposium on Dependable Computing.

[3]  Masoud Daneshtalab,et al.  High Performance Fault-Tolerant Routing Algorithm for NoC-Based Many-Core Systems , 2013, 2013 21st Euromicro International Conference on Parallel, Distributed, and Network-Based Processing.

[4]  Manfred Glesner,et al.  Adaptive and Deadlock-Free Tree-Based Multicast Routing for Networks-on-Chip , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Ge-Ming Chiu,et al.  Fault-Tolerant Routing Algorithm for Meshes without Using Virtual Channels , 1998, J. Inf. Sci. Eng..

[6]  Dajin Wang,et al.  A Rectilinear-Monotone Polygonal Fault Block Model for Fault-Tolerant Minimal Routing in Mesh , 2003, IEEE Trans. Computers.

[7]  Luigi Carro,et al.  ATARDS: An adaptive fault-tolerant strategy to cope with massive defects in Network-on-Chip interconnections , 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC).

[8]  Xiaohang Wang,et al.  A Fault-Tolerant Routing Algorithm for NoC Using Farthest Reachable Routers , 2013, 2013 IEEE 11th International Conference on Dependable, Autonomic and Secure Computing.

[9]  Klaus Hofmann,et al.  Deadlock-free generic routing algorithms for 3-dimensional Networks-on-Chip with reduced vertical link density topologies , 2013, J. Syst. Archit..

[10]  Tomohiro Yoneda,et al.  Improving Dependability and Performance of Fully Asynchronous On-chip Networks , 2011, 2011 17th IEEE International Symposium on Asynchronous Circuits and Systems.

[11]  Alexandre M. Amory,et al.  Topology-agnostic fault-tolerant NoC routing method , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  Kang G. Shin,et al.  Adaptive Fault-Tolerant Deadlock-Free Routing in Meshes and Hypercubes , 1996, IEEE Trans. Computers.

[13]  Fan Zhang,et al.  Very fine-grained fault-tolerant routing algorithm of NoC based on buffer reuse , 2013, 2013 IEEE 4th International Conference on Software Engineering and Service Science.

[14]  Klaus Hofmann,et al.  GSNoC — The comprehensive design platform for 3-dimensional Networks-on-Chip based many core embedded systems , 2013, 2013 International Conference on High Performance Computing & Simulation (HPCS).

[15]  Cristinel Ababei,et al.  A new fault-tolerant and congestion-aware adaptive routing algorithm for regular Networks-on-Chip , 2011, 2011 IEEE Congress of Evolutionary Computation (CEC).

[16]  Siamak Mohammadi,et al.  A fault-aware, reconfigurable and adaptive routing algorithm for NoC applications , 2010, 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip.