Onmitigating power and delay in VLSI interconnects
暂无分享,去创建一个
[1] Massoud Pedram,et al. Low power design methodologies , 1996 .
[2] Ishiuchi,et al. Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas , 2004 .
[3] Jeffrey A. Davis,et al. Voltage scaling and repeater insertion for high-throughput low-power interconnects , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[4] Eby G. Friedman,et al. Repeater design to reduce delay and power in resistive interconnect , 1998 .
[5] Mark A. Franklin,et al. Optimum buffer circuits for driving long uniform lines , 1991 .
[6] Kaustav Banerjee,et al. A power-optimal repeater insertion methodology for global interconnects in nanometer designs , 2002 .
[7] Yvon Savaria,et al. Optimal methods of driving interconnections in VLSI circuits , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.
[8] J.D. Meindl,et al. Optimal interconnection circuits for VLSI , 1985, IEEE Transactions on Electron Devices.
[9] Eby G. Friedman,et al. Repeater design to reduce delay and power in resistive interconnect , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.
[10] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .
[11] Yehea I. Ismail,et al. Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..