Assessing intrinsic and extrinsic end-of-life risk using functional SRAM wafer level testing

Extended 6 Transistors (6T) SRAM (Static Random-Access Memory) characterization is used to measure degradation while separating intrinsic from extrinsic yield and accounting for yield assessment challenges such as voltage drop and measurement variability. Separation of extrinsic yield pre- and post-stress reveals weak yield fixes and reduces HTOL (High Temperature Operating Life) failure risk.

[1]  T. Nigam,et al.  Accurate model for time-dependent dielectric breakdown of high-k metal gate stacks , 2009, 2009 IEEE International Reliability Physics Symposium.

[2]  Hamid Mahmoodi,et al.  Thermal estimation for accurate estimation of impact of BTI aging effects on nano-scale SRAM circuits , 2010, 23rd IEEE International SOC Conference.

[3]  Seng Oon Toh,et al.  Impact of random telegraph signals on Vmin in 45nm SRAM , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[4]  C.H. Yu,et al.  Time Dependent Vccmin Degradation of SRAM Fabricated with High-k Gate Dielectrics , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[5]  Kouichi Kanda,et al.  Two orders of magnitude leakage power reduction of low voltage SRAMs by row-by-row dynamic V/sub dd/ control (RRDV) scheme , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[6]  Shunsuke Okumura,et al.  A 40-nm 256-Kb 0.6-V operation half-select resilient 8T SRAM with sequential writing technique enabling 367-mV VDDmin reduction , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).