A framework for heterogeneous specification and design of electronic embedded systems in SystemC

This work proposes a methodology which enables heterogeneous specification of complex, electronic systems in SystemC supporting the integration of components under different models of computation (MoCs). This feature is necessary in order to deal with the growing complexity, concurrency, and heterogeneity of electronic embedded systems. The specification methodology is based on the SystemC standard language. Nevertheless, the use of SystemC for heterogeneous system specification is not straightforward. The first problem to be addressed is the efficient and predictable mapping of untimed events required by abstract MoCs over the discrete-event MoC on which the SystemC simulation kernel is based. This mapping is essential in order to understand the simulation results provided by the SystemC model of those MoCs. The specification methodology proposes the set of rules and guidelines required by each specific MoC. Moreover, the methodology supports a smooth integration of several MoCs in the same system specification. A set of facilities is provided covering the deficiencies of the language. These facilities constitute the methodology-specific library called HetSC. The methodology and associated library have been demonstrated to be useful for the specification of complex, heterogeneous embedded systems supporting essential design tasks such as performance analysis and SW generation.

[1]  Fernando Herrera,et al.  Embedded software generation from systemC for platform based design , 2003 .

[2]  Luciano Lavagno,et al.  Metropolis: An Integrated Electronic System Design Environment , 2003, Computer.

[3]  Fernando Herrera,et al.  System-level performance analysis in SystemC , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[4]  C. A. R. Hoare,et al.  Communicating Sequential Processes (Reprint) , 1983, Commun. ACM.

[5]  Fernando Herrera,et al.  Mixing Synchronous Reactive and Untimed Models of Computation , 2005, FDL.

[6]  Wolfgang Rosenstiel,et al.  SystemC: methodologies and applications , 2003 .

[7]  Gilles Kahn,et al.  The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.

[8]  Edward A. Lee The problem with threads , 2006, Computer.

[9]  Carsten Schmitt Embedded Software Generation from SystemC for Platform Based Design , 2006 .

[10]  Thorsten Grotker,et al.  System Design with SystemC , 2002 .

[11]  Fernando Herrera,et al.  Heterogeneous System-level Specification Using SystemC , 2008, 2008 Design, Automation and Test in Europe.

[12]  Frank Ghenassia Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems , 2010 .

[13]  Ingo Sander,et al.  System Modeling and Design Refinement in ForSyDe , 2003 .

[14]  Fernando Herrera,et al.  Modeling of CSP, KPN and SR Systems with SystemC , 2003, FDL.

[15]  Albert Benveniste,et al.  The synchronous approach to reactive and real-time systems , 1991 .

[16]  G. Amdhal,et al.  Validity of the single processor approach to achieving large scale computing capabilities , 1967, AFIPS '67 (Spring).

[17]  Edward A. Lee,et al.  Software synthesis for DSP using ptolemy , 1995, J. VLSI Signal Process..

[18]  B. Martin Electronic design automation [1999 technology analysis and forecast] , 1999 .

[19]  HerreraFernando,et al.  A framework for heterogeneous specification and design of electronic embedded systems in SystemC , 2008 .

[20]  Fernando Herrera,et al.  A framework for embedded system specification under different models of computation in SystemC , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[21]  Sandeep K. Shukla,et al.  SystemC Kernel extensions for heterogeneous system modeling - a framework for multi-MoC modeling and simulation , 2004 .

[22]  Digital Cellular Telecommunications System (phase 2+); Test Sequences for the Gsm Enhanced Full Rate (efr) Speech Codec (3gpp Ts 46.054 Version 12.0.0 Release 12) Global System for Mobile Communications Intellectual Property Rights , .

[23]  Edward A. Lee,et al.  Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing , 1989, IEEE Transactions on Computers.

[24]  Hai Zhou,et al.  Parallel CAD: Algorithm Design and Programming Special Section Call for Papers TODAES: ACM Transactions on Design Automation of Electronic Systems , 2010 .

[25]  Fernando Herrera,et al.  Single Source Design Environment for Embedded Systems Based on SystemC , 2004, Des. Autom. Embed. Syst..

[26]  L. Geppert Electronic design automation [Technology 2000 analysis and forecast] , 2000 .

[27]  Edward A. Lee,et al.  Dataflow process networks , 1995, Proc. IEEE.

[28]  D. A. Sinclair Electronic Design Automation , 1982 .

[29]  Edward A. Lee,et al.  Ptolemy II, Heterogeneous Concurrent Modeling and Design in JAVA , 2001 .

[30]  Hiren D. Patel,et al.  Implementing Multi-MoC Extensions for SystemC : Adding CSP & FSM Kernels for Heterogeneous Modeling , 2004 .

[31]  Frank Ghenassia,et al.  Transaction Level Modeling with SystemC , 2005 .

[32]  Edward A. Lee,et al.  A framework for comparing models of computation , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[33]  Etsi Secretariat,et al.  Digital cellular telecommunications system (Phase 2+); Enhanced Full Rate (EFR) speech transcoding , 1998 .

[34]  Axel Jantsch,et al.  Modeling embedded systems and SoCs - concurrency and time in models of computation , 2003, The Morgan Kaufmann series in systems on silicon.

[35]  Fernando Herrera,et al.  Mixing Synchronous Reactive and Untimed MoCs in SystemC , 2006 .