Array address translation for SDRAM-based video processing applications
暂无分享,去创建一个
[1] Nikil D. Dutt,et al. Memory organization for improved data cache performance in embedded processors , 1996, Proceedings of 9th International Symposium on Systems Synthesis.
[2] L. Vogler. An attenuation function for multiple knife‐edge diffraction , 1982 .
[3] Alexandru Nicolau,et al. High-Level synthesis with Synchronous and RAMBUS DRAMs , 1998 .
[4] Peter Pirsch,et al. Architecture and memory requirements for stand-alone and hierarchical MPEG2 HDTV-decoders with synchronous DRAMs , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.
[5] Tetsuro Takizawa,et al. High performance and cost effective memory architecture for an HDTV decoder LSI , 1999, 1999 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings. ICASSP99 (Cat. No.99CH36258).
[6] Nikil D. Dutt,et al. Local memory exploration and optimization in embedded systems , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] H. Bertoni,et al. Effect of terrain on path loss in urban environments for wireless applications , 1998 .
[8] Y. Koshikawa,et al. 250 Mbyte/s synchronous DRAM using a 3-stage-pipelined architecture , 1994 .
[9] Hugo De Man,et al. Program transformation strategies for memory size and power reduction of pseudoregular multimedia subsystems , 1998, IEEE Trans. Circuits Syst. Video Technol..
[10] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .