An Application of the Hardened Floating-Point Cores on HIL Simulations

Programmable logic is becoming usual in Hardware-In-the-Loop (HIL) emulation due to its acceleration capabilities. HIL technique is specifically useful for verifying power electronics. But even using programmable logic, if integration steps below 100 ns are required and floating-point is the chosen representation, it has not been possible to reach real time simulations. With the release of devices with HFP (Hardened Floating-Point) cores -dedicated floating-point blocks implemented in silicon-, the minimum achievable simulation step decreases significantly. This work shows an implementation of a full-bridge converter model using HFP cores. Results show that the HFP-based model achieve a simulation step around 10 ns in this case. However, when decreasing the integration step, numerical resolution can become an issue. Thus, designers face a trade-off before selecting 32-bit floating-point representation for a model: better integration steps vs. accuracy limits. In this way, resolution and accuracy are also studied.

[1]  R. Iravani,et al.  FPGA Implementation of the Power Electronic Converter Model for Real-Time Simulation of Electromagnetic Transients , 2010, IEEE Transactions on Power Delivery.

[2]  Martin Langhammer,et al.  High-Performance QR Decomposition for FPGAs , 2018, FPGA.

[3]  D. Maksimović,et al.  High-Frequency PWM Buck Converters Using GaN-on-SiC HEMTs , 2014, IEEE Transactions on Power Electronics.

[4]  Javier Garrido Salas,et al.  A Comparison of Simulation and Hardware-in-the- Loop Alternatives for Digital Control of Power Converters , 2012, IEEE Transactions on Industrial Informatics.

[5]  Martin Langhammer,et al.  Single Precision Natural Logarithm Architecture for Hard Floating-Point and DSP-Enabled FPGAs , 2016, 2016 IEEE 23nd Symposium on Computer Arithmetic (ARITH).

[6]  T. M. Jahns,et al.  Evolving and Emerging Applications of Power Electronics in Systems , 2013, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[7]  María José Moure,et al.  Features, Design Tools, and Application Domains of FPGAs , 2007, IEEE Transactions on Industrial Electronics.

[8]  Eric Monmasson,et al.  FPGAs in Industrial Control Applications , 2011, IEEE Transactions on Industrial Informatics.

[9]  B. Khodabakhchian,et al.  A new generation of simulation tools for electric drives and power electronics , 1999, Proceedings of the IEEE 1999 International Conference on Power Electronics and Drive Systems. PEDS'99 (Cat. No.99TH8475).

[10]  Mehdi Salehifar,et al.  Simplified fault tolerant finite control set model predictive control of a five-phase inverter supplying BLDC motor in electric vehicle drive , 2016 .

[11]  Aleksandar Prodic,et al.  High-frequency digital PWM controller IC for DC-DC converters , 2003 .

[12]  Angel de Castro,et al.  Impact of the hardened floating-point cores on HIL technology , 2018 .

[13]  Elias Todorovich,et al.  Resolution Analysis of Switching Converter Models for Hardware-in-the-Loop , 2014, IEEE Transactions on Industrial Informatics.

[14]  Martin Langhammer,et al.  Arria™ 10 device architecture , 2015, 2015 IEEE Custom Integrated Circuits Conference (CICC).

[15]  Angel de Castro,et al.  Exploring the Limits of Floating-Point Resolution for Hardware-In-the-Loop Implemented with FPGAs , 2018 .

[16]  Paolo Mattavelli,et al.  Comparison of current control techniques for active filter applications , 1998, IEEE Trans. Ind. Electron..

[17]  E. Monmasson,et al.  FPGA-Based Predictive Current Controllerfor Synchronous Machine Speed Drive , 2008, IEEE Transactions on Power Electronics.

[18]  Jan A. Melkebeek,et al.  Duty-ratio feedforward for digitally controlled boost PFC converters , 2003, Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2003. APEC '03..