Teaching microelectronic-based integrated systems design and test

In this paper, an innovative way of offering a course on microelectronic-based integrated systems is presented. The novelty of the approach lies in a balanced combination of IC technology fundamentals, technology impact on system behavior, and system testing. The trade-off between technical and cost-effective solutions is highlighted. Student evaluation is mainly carried out through design projects, in which teamwork, concurrent engineering and adequate documentation is stressed. The course is being lectured at IST as a regular course of the 5-year degree on Electrical and Computer Engineering.

[1]  I. C. Teixeira,et al.  Trends on Microelectronic Systems Education , 1998 .

[2]  Franco Maloberti.  Layout of analog and mixed analog-digital circuits , 1994 .

[3]  Hideo Fujiwara,et al.  Logic Testing and Design for Testability , 1985 .

[4]  E. I. El-Masry,et al.  A very high-frequency CMOS complementary folded cascode amplifier , 1994 .

[5]  Michael Hammer,et al.  Beyond Reengineering: How the Process-Centered Organization Is Changing Our Work and Our Lives , 1996 .

[6]  Manoj Sachdev.  I/sub DDQ/ and voltage testable CMOS flip-flop configurations , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[7]  Bogdan G. Arsintescu,et al.  Global stacking for analog circuits , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.

[8]  Paul O'Leary.  Practical aspects of mixed analogue-digital design , 1991 .

[9]  Atila Alvandpour,et al.  Improving Cell Libraries for Low Power Design , 1996 .

[10]  David J. Allstot,et al.  CMOS current steering logic for low-voltage mixed-signal integrated circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Shoji Otaka,et al.  High-speed CMOS I/O buffer circuits , 1992 .

[12]  Randall L. Geiger,et al.  VLSI Design Techniques for Analog and Digital Circuits , 1989 .

[13]  K. Lee,et al.  Design of CMOS tapered buffer for minimum power-delay product , 1994, IEEE J. Solid State Circuits.

[14]  D. G. Nairn,et al.  Current-mode algorithmic analog-to-digital converters , 1990 .

[15]  Lee,et al.  Engineering an Education for the Future , .

[16]  Thomas W. Williams,et al.  VLSI Testing , 1984, Computer.

[17]  Kwang-Ting Cheng.  National Science Foundation Workshop on Future Research Directions in Testing of Electronic Circuits and Systems: executive summary of workshop report , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).