A compact analog active time delay line using SiGe BiCMOS technology

This work discusses the design of a 60ps delay element for UWB analog signals ranging from 0.05 up to 8GHz. The design is implemented using active architecture design which have the advantage of being very compact in area compared to the passive architectures. The proposed architecture is flexible and can be cascaded to have a delay of up to 200ps with a maximum insertion loss of 3dB. The circuit is designed using a low cost 0.25μm 95GHz fmax SiGe-HBT-BiCMOS process technology consuming a power of 121mW. The estimated consumed area of the circuit is 0.49mm2.

[1]  Masoud Salehi,et al.  Communication Systems Engineering , 1994 .

[2]  Jaesik Lee,et al.  A 20-GS/s 5-b SiGe ADC for 40-Gb/s Coherent Optical Links , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  J. Sachs,et al.  On the Range Precision of UWB Radar Sensors , 2010, 11-th INTERNATIONAL RADAR SYMPOSIUM.

[4]  T. I. Yuk,et al.  A compact and UWB time-delay line inspired by CRLH TL unit cell , 2010, TENCON 2010 - 2010 IEEE Region 10 Conference.

[5]  Jin Liu,et al.  A 2.5- to 3.5-Gb/s adaptive FIR equalizer with continuous-time wide-bandwidth delay line in 0.25-μm CMOS , 2006 .

[6]  Jin Liu,et al.  A 2.5- to 3.5-Gb/s Adaptive FIR Equalizer With Continuous-Time Wide-Bandwidth Delay Line in 0.25-$muhbox m$CMOS , 2006, IEEE Journal of Solid-State Circuits.

[7]  John G. Willms,et al.  A Wideband GAAS 6-Bit True-Time Delay MMIC Employing On-Chip Digital Drivers , 2000, 2000 30th European Microwave Conference.

[8]  M. Kintis,et al.  A Simple DC to 110 GHz MMIC True Time Delay Line , 2012, IEEE Microwave and Wireless Components Letters.

[9]  Joy Laskar,et al.  A 0.25-um BiCMOS Feed Foward Equalizer Using Active Delay Line for Backplane Communication , 2007, 2007 IEEE International Symposium on Circuits and Systems.