A semi-custom design methodology and environment for implementing superconductor adiabatic quantum-flux-parametron microprocessors

[1]  D. S. Holmes,et al.  Energy-Efficient Superconducting Computing—Power Budgets and Requirements , 2013, IEEE Transactions on Applied Superconductivity.

[2]  Naoki Takeuchi,et al.  Development and Demonstration of Routing and Placement EDA Tools for Large-Scale Adiabatic Quantum-Flux-Parametron Circuits , 2017, IEEE Transactions on Applied Superconductivity.

[3]  Naoki Takeuchi,et al.  Majority-Logic-Optimized Parallel Prefix Carry Look-Ahead Adder Families Using Adiabatic Quantum-Flux-Parametron Logic , 2017, IEEE Transactions on Applied Superconductivity.

[4]  H. Terai,et al.  A single flux quantum standard logic cell library , 2002 .

[5]  Naoki Takeuchi,et al.  Adiabatic quantum-flux-parametron cell library designed using a 10 kA cm−2 niobium fabrication process , 2017 .

[6]  Nobuyuki Yoshikawa,et al.  Fabrication of Adiabatic Quantum-Flux-Parametron Integrated Circuits Using an Automatic Placement Tool Based on Genetic Algorithms , 2019, IEEE Transactions on Applied Superconductivity.

[7]  D. Gupta,et al.  A compact AQFP logic cell design using an 8-metal layer superconductor process , 2020, Superconductor Science and Technology.

[8]  Harold S. Stone,et al.  A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations , 1973, IEEE Transactions on Computers.

[9]  O A Mukhanov,et al.  Energy-Efficient Single Flux Quantum Technology , 2011, IEEE Transactions on Applied Superconductivity.

[10]  Coenrad J. Fourie,et al.  Three-dimensional multi-terminal superconductive integrated circuit inductance extraction , 2011 .

[11]  M. Gouker,et al.  Advanced Fabrication Processes for Superconducting Very Large-Scale Integrated Circuits , 2015, IEEE Transactions on Applied Superconductivity.

[12]  Christopher L. Ayala,et al.  Towards 32-bit Energy-Efficient Superconductor RQL Processors: The Cell-Level Design and Analysis of Key Processing and On-Chip Storage Units , 2015, IEEE Transactions on Applied Superconductivity.

[13]  Takeshi Yoshimura,et al.  Efficient Algorithms for Channel Routing , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Naoki Takeuchi,et al.  Synthesis Flow for Cell-Based Adiabatic Quantum-Flux-Parametron Structural Circuit Generation With HDL Back-End Verification , 2017, IEEE Transactions on Applied Superconductivity.

[15]  David E. Goldberg,et al.  Genetic algorithms and Machine Learning , 1988, Machine Learning.

[16]  Naoki Takeuchi,et al.  Design and Implementation of a 16-Word by 1-Bit Register File Using Adiabatic Quantum Flux Parametron Logic , 2017, IEEE Transactions on Applied Superconductivity.

[17]  Yanzhi Wang,et al.  Adiabatic Quantum-Flux-Parametron: Towards Building Extremely Energy-Efficient Circuits and Systems , 2019, Scientific Reports.

[18]  Naoki Takeuchi,et al.  Adiabatic quantum-flux-parametron cell library adopting minimalist design , 2015 .

[19]  Nobuyuki Yoshikawa,et al.  Reduction of power consumption of RSFQ circuits by inductance-load biasing , 1999 .

[20]  Coenrad Johann Fourie,et al.  JoSIM—Superconductor SPICE Simulator , 2019, IEEE Transactions on Applied Superconductivity.

[21]  Y. Yamanashi,et al.  Margin and Energy Dissipation of Adiabatic Quantum-Flux-Parametron Logic at Finite Temperature , 2013, IEEE Transactions on Applied Superconductivity.

[22]  M. Hidaka,et al.  Device Yield in Nb-Nine-Layer Circuit Fabrication Process , 2013, IEEE Transactions on Applied Superconductivity.

[23]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[24]  Naoki Takeuchi,et al.  Design of Adiabatic Quantum-Flux-Parametron Register Files Using a Top-Down Design Flow , 2019, IEEE Transactions on Applied Superconductivity.

[25]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[26]  Naoki Takeuchi,et al.  HDL-Based Modeling Approach for Digital Simulation of Adiabatic Quantum Flux Parametron Logic , 2016, IEEE Transactions on Applied Superconductivity.

[27]  Kazuyoshi Takagi,et al.  Nb 9-Layer Fabrication Process for Superconducting Large-Scale SFQ Circuits and Its Process Evaluation , 2014, IEICE Trans. Electron..

[28]  Marios C. Papaefthymiou,et al.  Retiming and clock scheduling for digital circuit optimization , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  P. Roux,et al.  Modeling of Superconducting Passive Transmission Lines , 2019, IEEE Transactions on Applied Superconductivity.

[30]  S. Sarwana,et al.  Zero Static Power Dissipation Biasing of RSFQ Circuits , 2011, IEEE Transactions on Applied Superconductivity.

[31]  Anna Y. Herr,et al.  Ultra-low-power superconductor logic , 2011, 1103.4269.

[32]  Naoki Takeuchi,et al.  An adiabatic superconductor 8-bit adder with 24kBT energy dissipation per junction , 2019, Applied Physics Letters.