Time-Multiplexed 1687-Network for Test Cost Reduction

The reconfigurable scan network standardized by IEEE std. 1687 offers flexibility in accessing the on-chip instruments, which significantly improves the test cost. In this paper, we present a novel time-multiplexed 1687-network architecture that significantly improves the absolute test application time of systems-on-chip at wafer-level as well as package-levels tests. This architecture leverages: 1) the ever increasing tester channel frequency; 2) the allowed test frequencies at the two test levels; and 3) the flexibility offered by the 1687-network. We also present a test-time calculation method for the proposed network architecture and use it in our experiments. Furthermore, we study the effects of the number of time slots on different parameters.

[1]  Jennifer Dworak,et al.  Don't forget to lock your SIB: hiding instruments using P1687 , 2013, 2013 IEEE International Test Conference (ITC).

[2]  Farrokh Ghani Zadegan,et al.  Test Time Analysis for IEEE P1687 , 2010, 2010 19th IEEE Asian Test Symposium.

[3]  Sudhakar M. Reddy,et al.  On Concurrent Test of Core-Based SOC Design , 2002, J. Electron. Test..

[4]  Farrokh Ghani Zadegan,et al.  Access Time Analysis for IEEE P1687 , 2012, IEEE Transactions on Computers.

[5]  Jeff Rearick,et al.  IJTAG (internal JTAG): a step toward a DFT standard , 2005, IEEE International Conference on Test, 2005..

[6]  Vishwani D. Agrawal,et al.  Scheduling tests for VLSI systems under power constraints , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Hans-Joachim Wunderlich,et al.  Fine-Grained Access Management in Reconfigurable Scan Networks , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Erik G. Larsson,et al.  An Integrated Framework for the Design and Optimization of SOC Test Solutions , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[9]  Christos A. Papachristou,et al.  An ILP formulation to optimize test access mechanism in system-on-chip testing , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[10]  Golnaz Asani,et al.  Test Scheduling in an IEEE P1687 Environment with Resource and Power Constraints , 2011, 2011 Asian Test Symposium.

[11]  Amit Sanghani,et al.  Flexible scan interface architecture for complex SoCs , 2016, 2016 IEEE 34th VLSI Test Symposium (VTS).

[12]  Érika F. Cota,et al.  Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[13]  Krishnendu Chakrabarty,et al.  SOC test planning using virtual test access architectures , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Krishnendu Chakrabarty,et al.  Time-Division Multiplexing for Testing DVFS-Based SoCs , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Andrew C. Evans.  Applications of semiconductor test economics, and multisite testing to lower cost of test , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[16]  Neal Stollon.  On-Chip Instrumentation: Design and Debug for Systems on Chip , 2010 .

[17]  Ajay Khoche,et al.  Test economics for multi-site test with modern cost reduction techniques , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[18]  Wu-Tung Cheng,et al.  On Reducing Scan Shift Activity at RTL , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Erik Jan Marinissen,et al.  A set of benchmarks for modular testing of SOCs , 2002, Proceedings. International Test Conference.

[20]  Erik Jan Marinissen,et al.  On using rectangle packing for SOC wrapper/TAM co-optimization , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[21]  Bo Yang,et al.  Design and implementation of a time-division multiplexing scan architecture using serializer and deserializer in GPU chips , 2011, 29th VLSI Test Symposium.

[22]  Rabi N. Mahapatra,et al.  Time-Division-Multiplexed Test Delivery for NoC Systems , 2008, IEEE Design & Test of Computers.

[23]  Erik Jan Marinissen,et al.  Effective and efficient test architecture design for SOCs , 2002, Proceedings. International Test Conference.

[24]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[25]  F. Matta,et al.  Wafer-level testing with a membrane probe , 1989, IEEE Design & Test of Computers.

[26]  Harald P. E. Vranken,et al.  Enhanced Reduced Pin-Count Test for Full-Scan Design , 2002, J. Electron. Test..

[27]  Jihun Jung,et al.  Time-multiplexed test access architecture for stacked integrated circuits , 2016, IEICE Electron. Express.

[28]  Sandeep Koranne,et al.  A Novel Reconfigurable Wrapper for Testing of Embedded Core-Based SOCs and its Associated Scheduling Algorithm , 2002, J. Electron. Test..

[29]  Julien Pouget,et al.  Multiple-Constraint Driven System-on-Chip Test Time Optimization , 2005, J. Electron. Test..