Fast Bring-Up of an AI SoC through IEEE 1687 Integrating Embedded TAPs and IEEE 1500 Interfaces
暂无分享,去创建一个
Martin Keim | Wu Yang | Ligang Lu | Yu Huang | Xin Wen | Jing Han | Rahul Singhal | Haiying Ma | Fanjin Meng | Haitao Qian
[1] Wu Yang,et al. A Case Study of Testing Strategy for AI SoC , 2019, 2019 IEEE International Test Conference in Asia (ITC-Asia).
[2] Steven F. Oakland. Position statement: TAPs all over my chips , 2002, Proceedings. International Test Conference.
[3] Debashis Bhattacharya. Hierarchical test access architecture for embedded cores in an integrated circuit , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).