A new testing acceleration chip for low-cost memory tests

It is argued that the development of semiconductor memories has reached a turning point. In the multimegabit dynamic random access memories (DRAMs) of the future, major factors contributing to the chip cost are process complexity, die size, equipment cost, and test cost. If conventional test methods are used, test costs will grow at an especially rapid rate. A memory test concept called the testing acceleration chip, which could reduce future test costs a hundredfold and yet maintain AC testing reliability, is presented.<<ETX>>

[1]  Younggap You,et al.  A Self-Testing Dynamic RAM Chip , 1985, IEEE Journal of Solid-State Circuits.

[2]  Fumio Horiguchi,et al.  A 33-ns 64-Mb DRAM , 1991 .

[3]  Masaru Sasago,et al.  A 64-Mb DRAM with meshed power line , 1991 .

[4]  M.A. Horowitz,et al.  A single-chip, functional tester for VLSI circuits , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[5]  Toshio Takeshima,et al.  A 55 ns 16 Mb DRAM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[6]  Masaki Tsukude,et al.  A 60 ns 3.3 V 16 Mb DRAM , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.