论文信息 - A pass transistor regular structure for implementing multi-level combinational circuits

A pass transistor regular structure for implementing multi-level combinational circuits

Implementation of multi-level combinational circuits using pass transistors and transmission gates is presented. The circuits are built with a new set of pass transistor gates, creating a network with well defined logic values at any node. A method to identify certain logic patterns is presented with the goal to reduce the number of pass transistor gates required to implement a logic function. SPICE simulations verified by the simulation of an example circuit show significant speed improvements for combinational circuits designed with pass transistor gates.<<ETX>>

A. Albicki | Jose L. Neves

[1] David L. Pulfrey,et al. A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .

[2] D. Radhakrishnan. Design of CMOS circuits , 1991 .

[3] Robert K. Brayton,et al. MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4] André Stauffer,et al. Analysis and synthesis of combinational pass transistor circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5] Ronald J. Gould,et al. Graph theory , 1988 .

[6] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .

[7] Damu Radhakrishnan,et al. Multiple Output Pass Networks: Design and Testing , 1985, ITC.

[8] 庄司正一. CMOS digital circuit technology , 1988 .

[9] Kazuo Yano,et al. A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[10] C.A.T. Salama,et al. Design of submicrometer CMOS differential pass-transistor logic circuits , 1991 .