Optimised state assignment for asynchronous circuit synthesis

This paper presents a new efficient optimised state assignment method for solving complete state coding (CSC) problem that operates purely at the state graph level and is applicable to a broad class of behaviors. This method has been automated and applied to a large set of asynchronous benchmarks and industrial circuits. Compared to existing techniques, this new method achieves significant improvements in terms of both circuit area and computation time.

[1]  C. Ykman-Couvreur,et al.  Synthesis and optimization of asynchronous controllers based on extended lock graph theory , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[2]  G. Goossens,et al.  A generalized state assignment theory for transformations on signal transition graphs , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[3]  Tam-Anh Chu,et al.  Synthesis of self-timed VLSI circuits from graph-theoretic specifications , 1987 .

[4]  Robert K. Brayton,et al.  Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[5]  Jun Gu,et al.  Area efficient synthesis of asynchronous interface circuits , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  Jun Gu,et al.  A Modular Partitioning Approach for Asynchronous Circuit Synthesis , 1994, 31st Design Automation Conference.

[7]  Hugo De Man,et al.  A generalized signal transition graph model for specification of complex interfaces , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[8]  Frank Thomson Leighton,et al.  Syntax-directed Translation of Concurrent Programs into Self-timed Circuits , 1988 .

[9]  R. M. Mattheyses,et al.  A Linear-Time Heuristic for Improving Network Partitions , 1982, 19th Design Automation Conference.

[10]  Jordi Cortadella,et al.  Polynomial algorithms for the synthesis of hazard-free circuits from signal transition graphs , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[11]  Alain J. Martin,et al.  Syntax-directed translation of concurrent programs into self-timed circuits , 1988 .

[12]  James H. Tracey.  Internal State Assignments for Asynchronous Sequential Machines , 1966, IEEE Trans. Electron. Comput..

[13]  C. A. R. Hoare,et al.  Communicating Sequential Processes (Reprint) , 1983, Commun. ACM.

[14]  Kenneth Y. Yun,et al.  Practical asynchronous controller design , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[15]  Peter A. Beerel,et al.  Automatic gate-level synthesis of speed-independent circuits , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[16]  Chantal Ykman-Couvreur,et al.  A general state graph transformation framework for asynchronous synthesis , 1994, EURO-DAC '94.

[17]  K.Y. Yun,et al.  Unifying synchronous/asynchronous state machine synthesis , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[18]  Jordi Cortadella,et al.  An efficient unique state coding algorithm for signal transition graphs , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.

[19]  Hugo De Man,et al.  Optimized synthesis of asynchronous control circuits from graph-theoretic specifications , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[20]  Charles M. Fiduccia,et al.  A linear-time heuristic for improving network partitions , 1988, 25 years of DAC.

[21]  Hugo De Man,et al.  A generalized state assignment theory for transformations on signal transition graphs , 1994, J. VLSI Signal Process..

[22]  Robert K. Brayton,et al.  Solving the state assignment problem for signal transition graphs , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[23]  Chantal Ykman-Couvreur,et al.  Externally Hazard-Free Implementations of Asynchronous Circuits , 1995, 32nd Design Automation Conference.

[24]  Hugo De Man,et al.  Optimized synthesis of asynchronous control circuits from graph-theoretic specifications , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Alexandre Yakovlev,et al.  Petri Nets and Parallel Bus Controller Design , 1991 .

[26]  Chen-Shang Lin,et al.  A realization algorithm of asynchronous circuits from STG , 1992, [1992] Proceedings The European Conference on Design Automation.