A new enhanced noise tolerance technique for a 600V high voltage IC
暂无分享,去创建一个
[1] Y. S. Choi,et al. The new high voltage level up shifter for HVIC , 2002, 2002 IEEE 33rd Annual IEEE Power Electronics Specialists Conference. Proceedings (Cat. No.02CH37289).
[2] Bo Zhang,et al. Realization of over 650V double RESURF LDMOS with HVI for high side gate drive IC , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.
[3] S.L. Kim,et al. Realization of robust 600V high side gate drive IC with a new isolated self-shielding structure , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..
[4] Liu Jizhi,et al. A new level-shifting structure with multiply metal rings by divided RESURF technique ∗ , 2009 .
[5] Asic System. A noise immunity improved level shift structure for a 600 V HVIC , 2013 .
[6] K. Sakurai,et al. Proposal of New Interconnection Technique for Very High-Voltage IC's , 1996 .
[7] Chang-Jun Lee,et al. Design and optimization of 700V HVIC technology with multi-ring isolation structure , 2013, 2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD).
[8] Hitoshi,et al. New Level-Shift LDMOS Structure for a 600 V-HVIC on Thick SOl , 2012 .
[9] G. Cantone,et al. A novel 0.35µm 800V BCD technology platform for offline applications , 2012, 2012 24th International Symposium on Power Semiconductor Devices and ICs.
[10] 陈星弼,et al. A new level-shifting structure with multiply metal rings by divided RESURF technique , 2009 .