PROCEED: A pareto optimization-based circuit-level evaluator for emerging devices

Evaluation of novel devices in a circuit context is crucial to identifying and maximizing their value. We propose a new framework, PROCEED, and metrics for accurate device-circuit co-evaluation through proper optimization of digital circuit benchmarks. PROCEED assesses technology suitability over a wide operating region (MHz to GHz) by leveraging available circuit knobs (Vt assignment, power management, sizing, etc.) and improves accuracy by 3X to 115X compared to existing methods while offering orders of magnitude improvements in runtime over full physical design implementation flows. To illustrate PROCEED's capabilities, we deploy it to assess novel tunneling transistors (TFETs) compared to conventional CMOS.

[1]  P. M. Solomon,et al.  Compact model and performance estimation for tunneling nanowire FET , 2011, 69th Device Research Conference.

[2]  Cormac J. Sreenan,et al.  Car-Park Management using Wireless Sensor Networks , 2006, Proceedings. 2006 31st IEEE Conference on Local Computer Networks.

[3]  Chi On Chui,et al.  Electrostatic Modeling and Insights Regarding Multigate Lateral Tunneling Transistors , 2013, IEEE Transactions on Electron Devices.

[4]  C. Hu,et al.  Si tunnel transistors with a novel silicided source and 46mV/dec swing , 2010, 2010 Symposium on VLSI Technology.

[5]  Ieee Circuits,et al.  IEEE Transactions on Very Large Scale Integration (VLSI) Systems , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Xin Fu,et al.  Hybrid CMOS-TFET based register files for energy-efficient GPGPUs , 2013, International Symposium on Quality Electronic Design (ISQED).

[7]  Chi On Chui,et al.  Interactions Between Line Edge Roughness and Random Dopant Fluctuation in Nonplanar Field-Effect Transistor Variability , 2013, IEEE Transactions on Electron Devices.

[8]  Chi On Chui,et al.  Stochastic Variability in Silicon Double-Gate Lateral Tunnel Field-Effect Transistors , 2013, IEEE Transactions on Electron Devices.

[9]  Kurt Keutzer,et al.  System-Level Performance Modeling with BACPAC - Berkeley Advanced Chip Performance Calculator , 1999 .

[10]  Azad Naeemi,et al.  System-level optimization and benchmarking of graphene PN junction logic system based on empirical CPI model , 2012, 2012 IEEE International Conference on IC Design & Technology.

[11]  Lan Wei,et al.  CMOS device design and optimization from a perspective of circuit-level energy-delay optimization , 2011, 2011 International Electron Devices Meeting.

[12]  Jong-hyun Ryu,et al.  Pareto front approximation with adaptive weighted sum method in multiobjective simulation optimization , 2009, Proceedings of the 2009 Winter Simulation Conference (WSC).

[13]  Narayanan Vijaykrishnan,et al.  Steep switching tunnel FET: A promise to extend the energy efficient roadmap for post-CMOS digital and analog/RF applications , 2013, International Symposium on Low Power Electronics and Design (ISLPED).

[14]  Puneet Gupta,et al.  Efficient layout generation and evaluation of vertical channel devices , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[15]  Stephen P. Boyd,et al.  Convex Optimization , 2004, Algorithms and Theory of Computation Handbook.

[16]  M. Horowitz,et al.  Circuit-level requirements for MOSFET-replacement devices , 2008, 2008 IEEE International Electron Devices Meeting.

[17]  H.-S. Philip Wong,et al.  Performance benchmarks for Si, III–V, TFET, and carbon nanotube FET - re-thinking the technology assessment methodology for complementary logic applications , 2010, 2010 International Electron Devices Meeting.

[18]  Narayanan Vijaykrishnan,et al.  An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs , 2014, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).

[19]  Narayanan Vijaykrishnan,et al.  Modeling steep slope devices: From circuits to architectures , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[20]  Puneet Gupta,et al.  PROCEED: A Pareto Optimization-Based Circuit-Level Evaluator for Emerging Devices , 2016, IEEE Trans. Very Large Scale Integr. Syst..

[21]  Chi On Chui,et al.  A Quasi-Analytical Model for Double-Gate Tunneling Field-Effect Transistors , 2012, IEEE Electron Device Letters.

[22]  Pritish Narayanan,et al.  Heterogeneous integration of epitaxial nanostructures: strategies and application drivers , 2012, Other Conferences.

[23]  Jeffrey Bokor,et al.  Ultimate device scaling: Intrinsic performance comparisons of carbon-based, InGaAs, and Si field-effect transistors for 5 nm gate length , 2011, 2011 International Electron Devices Meeting.

[24]  Fabrizio Lombardi,et al.  Assessment of CNTFET based circuit performance and robustness to PVT variations , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[25]  Narayanan Vijaykrishnan,et al.  Evaluation of tunnel FET-based flip-flop designs for low power, high performance applications , 2013, International Symposium on Quality Electronic Design (ISQED).

[26]  Narayanan Vijaykrishnan,et al.  Steep slope devices: Enabling new architectural paradigms , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[27]  Puneet Gupta,et al.  DRE: A Framework for Early Co-Evaluation of Design Rules, Technology Choices, and Layout Methodologies , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  Wilfried Haensch,et al.  Optimizing CMOS technology for maximum performance , 2006, IBM J. Res. Dev..

[29]  Gang Zhou,et al.  Achieving Real-Time Target Tracking UsingWireless Sensor Networks , 2006, 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06).

[30]  Adrian M. Ionescu,et al.  Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.

[31]  Dmitri E. Nikonov,et al.  Overview of Beyond-CMOS Devices and a Uniform Methodology for Their Benchmarking , 2013, Proceedings of the IEEE.

[32]  Kaushik Roy,et al.  PETE: A device/circuit analysis framework for evaluation and comparison of charge based emerging devices , 2009, 2009 10th International Symposium on Quality Electronic Design.