Switch-factor based loop RLC modeling for efficient timing analysis