Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits

High leakage current in deep-submicrometer regimes is becoming a significant contributor to power dissipation of CMOS circuits as threshold voltage, channel length, and gate oxide thickness are reduced. Consequently, the identification and modeling of different leakage components is very important for estimation and reduction of leakage power, especially for low-power applications. This paper reviews various transistor intrinsic leakage mechanisms, including weak inversion, drain-induced barrier lowering, gate-induced drain leakage, and gate oxide tunneling. Channel engineering techniques including retrograde well and halo doping are explained as means to manage short-channel effects for continuous scaling of CMOS devices. Finally, the paper explores different circuit techniques to reduce the leakage power consumption.

[1]  A. S. Grove.  Physics and Technology of Semiconductor Devices , 1967 .

[2]  S. Wolf,et al.  Silicon Processing for the VLSI Era , 1986 .

[3]  S. Sze.  High-speed semiconductor devices , 1990 .

[4]  Steve Shao-Shiun Chung,et al.  An analytical threshold-voltage model of trench-isolated MOS devices with nonuniformly doped substrates , 1992 .

[5]  C. Hu,et al.  Hole injection oxide breakdown model for very low voltage lifetime extrapolation , 1993, 31st Annual Proceedings Reliability Physics 1993.

[6]  C. Hu,et al.  Hole injection SiO/sub 2/ breakdown model for very low voltage lifetime extrapolation , 1994 .

[7]  J. Alsmeier,et al.  Anomalous narrow channel effect in trench-isolated buried-channel p-MOSFET's , 1994, IEEE Electron Device Letters.

[8]  Carver Mead.  Scaling of MOS technology to submicrometer feature sizes , 1994, J. VLSI Signal Process..

[9]  Chenming Hu,et al.  A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[10]  Satoshi Shigematsu,et al.  A 1-V high-speed MTCMOS circuit scheme for power-down applications , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[11]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[12]  C. Lage,et al.  Device drive current degradation observed with retrograde channel profiles , 1995, Proceedings of International Electron Devices Meeting.

[13]  D. Antoniadis,et al.  Channel profile engineering for MOSFET's with 100 nm channel lengths , 1995 .

[14]  J. Yamada,et al.  A 1 V multi-threshold voltage CMOS DSP with an efficient power management technique for mobile phone application , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[15]  Robert F. Pierret,et al.  Semiconductor device fundamentals , 1996 .

[16]  M. Bohr,et al.  Linear versus saturated drive current: tradeoffs in super steep retrograde well engineering , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[17]  Chenming Hu,et al.  Channel profile optimization and device design for low-power high-performance dynamic-threshold MOSFET , 1996, International Electron Devices Meeting. Technical Digest.

[18]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[19]  Anantha Chandrakasan,et al.  Transistor sizing issues and tool for multi-threshold CMOS technology , 1997, DAC.

[20]  Satoshi Shigematsu,et al.  A 1-V high-speed MTCMOS circuit scheme for power-down application circuits , 1997, IEEE J. Solid State Circuits.

[21]  K. Roy,et al.  Double gate dynamic threshold voltage (DGDT) SOI MOSFETs for low power high performance designs , 1997, 1997 IEEE International SOI Conference Proceedings.

[22]  Kaushik Roy,et al.  Intrinsic leakage in low power deep submicron CMOS ICs , 1997, Proceedings International Test Conference 1997.

[23]  Vivek De,et al.  Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Mark C. Johnson,et al.  Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks , 1998, ISLPED '98.

[25]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[26]  Dirk Grunwald,et al.  Pipeline gating: speculation control for energy reduction , 1998, ISCA.

[27]  Vivek De,et al.  A new technique for standby leakage reduction in high-performance circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[28]  H. Momose,et al.  A 60 mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[29]  S. Thompson.  MOS Scaling: Transistor Challenges for the 21st Century , 1998 .

[30]  T. Sakurai,et al.  A CMOS scheme for 0.5 V supply voltage with pico-ampere standby current , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[31]  Vivek De,et al.  Technology and design challenges for low power and high performance [microprocessors] , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[32]  H. Mizuno,et al.  A 18 /spl mu/A-standby-current 1.8 V 200 MHz microprocessor with self substrate-biased data-retention mode , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[33]  Mark C. Johnson,et al.  Design and optimization of dual-threshold circuits for low-voltage low-power applications , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[34]  L. Carley,et al.  A completely on-chip voltage regulation technique for low power digital circuits , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[35]  J. Wortman,et al.  Modeling study of ultrathin gate oxides using direct tunneling current and capacitance-voltage measurements in MOS devices , 1999 .

[36]  R.H. Dennard,et al.  Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions , 1974, Proceedings of the IEEE.

[37]  Seongsoo Lee,et al.  Run-time voltage hopping for low-power real-time systems , 2000, DAC.

[38]  C. Hu,et al.  BSIM4 gate leakage model including source-drain partition , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[39]  K. Tanaka,et al.  Level converters with high immunity to power-supply bouncing for high-speed sub-1-V LSIs , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[40]  Kaushik Roy,et al.  Low-Power CMOS VLSI Circuit Design , 2000 .

[41]  R.W. Brodersen,et al.  A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.

[42]  M. Hussein,et al.  A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers of Cu interconnects , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[43]  Keith A. Bowman,et al.  A minimum total power methodology for projecting limits on CMOS GSI , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[44]  Kaushik Roy,et al.  High-performance low-power CMOS circuits using multiple channel length and multiple oxide thickness , 2000, Proceedings 2000 International Conference on Computer Design.

[45]  T. Fuse,et al.  A 0.5 V power-supply scheme for low power LSIs using multi-Vt SOI CMOS technology , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[46]  A. Chandrakasan,et al.  Techniques for Leakage Power Reduction , 2001 .

[47]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[48]  Anantha Chandrakasan,et al.  CMOS Scaling and Issues in Sub0.25 m Systems , 2001 .

[49]  W. Yeh,et al.  Optimum halo structure for sub-0.1 /spl mu/m CMOSFETs , 2001 .

[50]  David Blaauw,et al.  Drowsy caches: simple techniques for reducing leakage power , 2002, ISCA.

[51]  Kaushik Roy,et al.  DRG-cache: a data retention gated-ground cache for low power , 2002, DAC '02.

[52]  Kaushik Roy,et al.  Dynamic Vt SRAM: a leakage tolerant cache memory for low voltage microprocessors , 2002, ISLPED '02.

[53]  Kaushik Roy,et al.  I/sub DDQ/ testing for deep-submicron ICs: challenges and solutions , 2002, IEEE Design & Test of Computers.

[54]  Narayanan Vijaykrishnan,et al.  Evaluating run-time techniques for leakage power reduction , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[55]  Mark C. Johnson,et al.  Leakage control with efficient use of transistor stacks in single threshold CMOS , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[56]  A. Alvandpour,et al.  High-performance and low-power challenges for sub-70 nm microprocessor circuits , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[57]  Hiroshi Kawaguchi,et al.  VTH-hopping scheme to reduce subthreshold leakage for low-power processors , 2002, IEEE J. Solid State Circuits.

[58]  Kaushik Roy,et al.  Dynamic VTH Scaling Scheme for Active Leakage Power Reduction , 2002, DATE.

[59]  M. Stan,et al.  Circuit-level techniques to control gate leakage for sub-100 nm CMOS , 2002, Proceedings of the International Symposium on Low Power Electronics and Design.

[60]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[61]  S. Narendra,et al.  Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.