Translating system cycle time and throughput specifications into flow control requirements
暂无分享,去创建一个
[1] David D. Yao,et al. A queueing network model for semiconductor manufacturing , 1996 .
[2] Wallace J. Hopp,et al. Setting WIP levels with statistical throughput control (STC) in CONWIP production lines , 1998 .
[3] Shu Li,et al. Minimum inventory variability schedule with applications in semiconductor fabrication , 1996 .
[4] S.X.C. Lou,et al. A robust production control policy for VLSI wafer fabrication , 1989 .
[5] P. R. Kumar,et al. Re-entrant lines , 1993, Queueing Syst. Theory Appl..
[6] S.C.H. Lu,et al. Efficient scheduling policies to reduce mean and variance of cycle-time in semiconductor manufacturing plants , 1994 .
[7] R. Atherton,et al. Signature Analysis: Simulation of Inventory, Cycle Time, and Throughput Trade-Offs in Wafer Fabrication , 1986 .
[8] Shi-Chung Chang,et al. Translating output specifications to production flow requirements for re-entrant lines , 1998, Proceedings of the 37th IEEE Conference on Decision and Control (Cat. No.98CH36171).
[9] Hong Chen,et al. Empirical Evaluation of a Queueing Network Model for Semiconductor Wafer Fabrication , 1988, Oper. Res..
[10] L. Sattler. Using queueing curve approximations in a fab to determine productivity improvements , 1996, IEEE/SEMI 1996 Advanced Semiconductor Manufacturing Conference and Workshop. Theme-Innovative Approaches to Growth in the Semiconductor Industry. ASMC 96 Proceedings.
[11] W. Whitt,et al. The Queueing Network Analyzer , 1983, The Bell System Technical Journal.