The Verification Cockpit - Creating the Dream Playground for Data Analytics over the Verification Process

The Verification Cockpit (VC) is a consolidated platform for planning, tracking, analysis, and optimization of large scale verification projects. Its prime role is to provide decision support from planning to on-going operations of the verification process. The heart of the VC is a holistic centralized data model for the arsenal of verification tools used in modern verification processes. This enables connection of the verification tools and provides rich reporting capabilities as well as hooks to advanced data analytics engines. This paper describes the concept of the Verification Cockpit, its architecture, and implementation. We also include examples of its use in the verification of a high-end processor, while highlighting the capabilities of the platform and the benefits of its use.

[1]  Paulraj Ponniah Data Warehousing Fundamentals for it Professionals: Ponniah/Data Warehousing 2e , 2010 .

[2]  Monica Farkash,et al.  Coverage Learned Targeted Validation for incremental HW changes , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[3]  Avi Ziv,et al.  Reverse Coverage Analysis , 2011, Haifa Verification Conference.

[4]  Klaus-Dieter Schubert,et al.  Solutions to IBM POWER8 verification challenges , 2015, IBM J. Res. Dev..

[5]  Paulraj Ponniah,et al.  Data warehousing fundamentals for IT professionals , 2010 .

[6]  Shankar Hemmady,et al.  Metric- Driven Design Verification , 2007 .

[7]  Klaus-Dieter Schubert,et al.  Functional verification of the IBM POWER7 microprocessor and POWER7 multiprocessor systems , 2011 .

[8]  Magdy S. Abadir,et al.  Simulation knowledge extraction and reuse in constrained random processor verification , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[9]  Shankar Hemmady,et al.  Metric Driven Design Verification: An Engineer's and Executive's Guide to First Pass Success , 2007 .

[10]  Avi Ziv,et al.  A probabilistic alternative to regression suites , 2004, Theor. Comput. Sci..

[11]  Anneliese Amschler Andrews,et al.  High quality behavioral verification using statistical stopping criteria , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[12]  Huanhuan Chen,et al.  Pre-Silicon Bug Forecast , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Nathan Marz,et al.  Big Data: Principles and best practices of scalable realtime data systems , 2015 .

[14]  Avi Ziv,et al.  Coverage directed test generation for functional verification using Bayesian networks , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[15]  Kerstin Eder,et al.  Feedback-Based Coverage Directed Test Generation: An Industrial Evaluation , 2010, Haifa Verification Conference.