论文信息 - Accelerated evaluation of SEU failure-in-time using frame-based partial reconfiguration

Accelerated evaluation of SEU failure-in-time using frame-based partial reconfiguration

SRAM-based field programmable gate arrays (FPGAs) are vulnerable to soft-error. To improve circuit dependability, various dependable design techniques have been studied. By the same token, evaluation techniques are required to ensure dependability. The most popular evaluation technique is reconfiguration-based fault-injection (FI) analysis. However, most FI analyses are inadequate for the evaluation of a dependable circuit because they don't consider fault accumulation. The critical issue is the reconfiguration time for injecting many faults. This paper presents an FI analysis system using frame-based partial reconfiguration and a bootstrap method to accelerate evaluation. As a result, our system can accelerate FI time by about a factor of 5 ~ 10 relative to the full-reconfiguration FI system. Further, the number of reconfiguration times is reduced to one out of several dozen by applying the bootstrap method.

[1] Brad L. Hutchings,et al. A Fault Injection Analysis of Linux Operating on an FPGA-Embedded Platform , 2012, Int. J. Reconfigurable Comput..

[2] Fernanda Gusmão de Lima Kastensmidt,et al. Synchronizing triple modular redundant designs in dynamic partial reconfiguration applications , 2008, SBCCI '08.

[3] Robert E. Lyons,et al. The Use of Triple-Modular Redundancy to Improve Computer Reliability , 1962, IBM J. Res. Dev..

[4] Barrie Hopson,et al. INTRODUCTION TO PRACTICE , 1968 .

[5] H. J. Arnold. Introduction to the Practice of Statistics , 1990 .

[6] Monica C. Jackson,et al. Introduction to the Practice of Statistics , 2001 .

[7] Luca Sterpone. Electronics System Design Techniques for Safety Critical Applications , 2009, Lecture Notes in Electrical Engineering.

[8] Marco D. Santambrogio,et al. TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[9] Michael J. Wirthlin,et al. Reliability of a softcore processor in a commercial SRAM-based FPGA , 2012, FPGA '12.

[10] B. Koenemann,et al. Built-in logic block observation techniques , 1979 .

[11] Armando Astarloa,et al. An automatic experimental set-up for robustness analysis of designs implemented on SRAM FPGAS , 2011, 2011 International Symposium on System on Chip (SoC).

[12] K. Chapman. SEU Strategies for Virtex-5 Devices , 2010 .