A Hardware-Software Approach for On-Line Soft Error Mitigation in Interrupt-Driven Applications
暂无分享,去创建一个
Antonio Martínez-Álvarez | Sergio Cuenca-Asensi | Luis Entrena | Almudena Lindoso | Felipe Restrepo-Calle | Leonardo M. Reyneri
[1] Alfredo Benso,et al. Fault Injection for Embedded Microprocessor-based Systems , 1999, J. Univers. Comput. Sci..
[2] Luis Entrena,et al. A Co-Design Approach for SET Mitigation in Embedded Systems , 2011, IEEE Transactions on Nuclear Science.
[3] N. Hengartner,et al. Predicting the number of fatal soft errors in Los Alamos national laboratory's ASC Q supercomputer , 2005, IEEE Transactions on Device and Materials Reliability.
[4] Mario García-Valderas,et al. Soft Error Sensitivity Evaluation of Microprocessors by Multilevel Emulation-Based Fault Injection , 2012, IEEE Transactions on Computers.
[5] F. R. Palomo,et al. A Novel Co-Design Approach for Soft Errors Mitigation in Embedded Systems , 2011, IEEE Transactions on Nuclear Science.
[6] S. Rezgui,et al. Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code Emulating Upsets) injection , 2000 .
[7] C. L. Ongil,et al. Analysis of SET Effects in a PIC Microprocessor for Selective Hardening , 2011, IEEE Transactions on Nuclear Science.
[8] Janak H. Patel,et al. Reliability of scrubbing recovery-techniques for memory systems , 1990 .
[9] Michel Pignol,et al. COTS-based applications in space avionics , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[10] A.F. Witulski,et al. Models and Algorithmic Limits for an ECC-Based Approach to Hardening Sub-100-nm SRAMs , 2007, IEEE Transactions on Nuclear Science.
[11] L. Entrena,et al. SET Emulation Considering Electrical Masking Effects , 2009, IEEE Transactions on Nuclear Science.
[12] Jean Arlat,et al. IEEE Transactions on Dependable and Secure Computing , 2006 .
[13] Mario García-Valderas,et al. Fault Injection in Modern Microprocessors Using On-Chip Debugging Infrastructures , 2011, IEEE Transactions on Dependable and Secure Computing.
[14] Luis Entrena,et al. A hybrid technique for soft error mitigation in interrupt-driven applications , 2012 .
[15] R. Edwards,et al. Technical standard for atmospheric radiation single event effects, (SEE) on avionics electronics , 2004, 2004 IEEE Radiation Effects Data Workshop (IEEE Cat. No.04TH8774).
[16] Michel Pignol,et al. How to cope with SEU/SET at system level? , 2005, 11th IEEE International On-Line Testing Symposium.
[17] Leonardo Maria Reyneri,et al. Design of a University Nano-Satellite: the PiCPoT Case , 2011, IEEE Transactions on Aerospace and Electronic Systems.
[18] Edward J. McCluskey,et al. Control-flow checking by software signatures , 2002, IEEE Trans. Reliab..
[19] M. A. Cosgrove. Using a system-level bit-error-rate model to predict on-orbit performance , 2003 .
[20] David I. August,et al. Automatic Instruction-Level Software-Only Recovery , 2006, IEEE Micro.
[21] Antonio Martínez-Álvarez,et al. Compiler-Directed Soft Error Mitigation for Embedded Systems , 2012, IEEE Transactions on Dependable and Secure Computing.
[22] A. Lindoso,et al. Analyzing the Impact of Single-Event-Induced Charge Sharing in Complex Circuits , 2011, IEEE Transactions on Nuclear Science.
[23] C. Lopez-Ongil,et al. Autonomous Fault Emulation: A New FPGA-Based Acceleration System for Hardness Evaluation , 2007, IEEE Transactions on Nuclear Science.
[24] Antonio Martínez-Álvarez,et al. Modularity and Reliability in Low Cost AOCSs , 2012 .