Programmable FSM based built-in-self-test for memory

In this paper, a design methodology for MBIST (Memory Built In Self Test) which has a feature of executing multiple March algorithms to detect faults is proposed. SOCs have a wide range of memories. It is not possible to test different memory modules of a SoC with a single algorithm. Hence it is desirable to have a programmable MBIST controller capable of executing multiple test algorithms. The proposed MBIST controller is designed as a FSM (Finite State Machine) having less number of states compared to the previous design. The controller is written in Verilog HDL and the experimental results show that the proposed design achieves reduced area and improved speed.

[1]  Sying-Jyan Wang,et al.  FSM-based programmable memory BIST with macro command , 2005, 2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05).

[2]  Sungho Kang,et al.  An area efficient programmable built-in self-test for embedded memories using an extended address counter , 2010, 2010 International SoC Design Conference.

[3]  A. Razak,et al.  Modeling and simulation of finite state machine Memory Built-in Self Test architecture for embedded memories , 2007, 2007 Asia-Pacific Conference on Applied Electromagnetics.

[4]  Azilah Saparon,et al.  Programmable MBIST Merging FSM and Microcode Techniques Using Macro Commands , 2010, 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems.

[5]  S. H. Kukner,et al.  Generic and Orthogonal March Element based Memory BIST Engine , 2010 .

[6]  Douglas J. Smith,et al.  HDL Chip Design: A Practical Guide for Designing, Synthesizing and Simulating ASICs and FPGAs Using VHDL or Verilog , 1998 .

[7]  M. Asha Rani,et al.  Survey of test strategies for System-on Chip and it's embedded memories , 2013, 2013 IEEE Recent Advances in Intelligent Computational Systems (RAICS).

[8]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[9]  Said Hamdioui,et al.  March SS: a test for all static simple RAM faults , 2002, Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002).

[10]  Shambhu J. Upadhyaya,et al.  On programmable memory built-in self test architectures , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[11]  R. K. Sharma,et al.  Modeling and Simulation of Multi-operation Microcode-Based Built-In Self Test for Memory Faults , 2010, 2010 International Conference on Signal Acquisition and Processing.

[12]  Vishwani D. Agrawal,et al.  A Tutorial on Built-in Self-Test. I. Principles , 1993, IEEE Des. Test Comput..

[13]  Azilah Saparon,et al.  An overview of microcode-based and FSM-based programmable memory built-in self test (MBIST) controller for coupling fault detection , 2009, 2009 IEEE Symposium on Industrial Electronics & Applications.

[14]  Ad J. van de Goor,et al.  Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..

[15]  Said Hamdioui,et al.  Generic, orthogonal and low-cost March Element based memory BIST , 2011, 2011 IEEE International Test Conference.

[16]  A. Bosio,et al.  March Test BDN: A new March Test for dynamic faults , 2008, 2008 IEEE International Conference on Automation, Quality and Testing, Robotics.

[17]  P. Rony Antony,et al.  VLSI design and comparative analysis of memory BIST controllers , 2014, 2014 First International Conference on Computational Systems and Communications (ICCSC).

[18]  Nur Qamarina Mohd Noor,et al.  Low area FSM-based memory BIST for synchronous SRAM , 2009, 2009 5th International Colloquium on Signal Processing & Its Applications.

[19]  Sungju Park,et al.  A microcode-based memory BIST implementing modified march algorithm , 2001, Proceedings 10th Asian Test Symposium.