Using FPGA for computer architecture/organization education

In this paper, we introduce hardware exercises for Computer Architecture/Organization Education at the University of Aizu, Japan. Particularly, we discuss a pipelined RISC processor design and implementation on Xilinx FPGA chip.

[1]  Yamin Li,et al.  A new non-restoring square root algorithm and its VLSI implementations , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[2]  Zvonko G. Vranesic,et al.  Computer Organization , 1984 .

[3]  David A. Patterson,et al.  Computer architecture (2nd ed.): a quantitative approach , 1996 .

[4]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[5]  Yamin Li,et al.  Aizup-a pipelined processor design and implementation on XILINX FPGA chip , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[6]  David A. Patterson,et al.  Computer Organization & Design: The Hardware/Software Interface , 1993 .