Reconfigurable system-on-a-chip motion estimation architecture for multi-standard video coding

A new domain-specific, reconfigurable system-on-a-chip (SoC) architecture is proposed for video motion estimation. This has been designed to cover most of the common block-based video coding standards, including MPEG-2, MPEG-4, H.264, WMV-9 and AVS. The architecture exhibits simple control, high throughput and relatively low hardware cost when compared with existing circuits. It can also easily handle flexible search ranges without any increase in silicon area and can be configured prior to the start of the motion estimation process for a specific standard. The computational rates achieved make the circuit suitable for high-end video processing applications, such as HDTV. Silicon design studies indicate that circuits based on this approach incur only a relatively small penalty in terms of power dissipation and silicon area when compared with implementations for specific standards. Indeed, the cost/performance achieved exceeds that of existing but specific solutions and greatly exceeds that of general purpose field programmable gate array (FPGA) designs.

[1]  Liang-Gee Chen,et al.  A novel low-power full-search block-matching motion-estimation design for H.263+ , 2001, IEEE Trans. Circuits Syst. Video Technol..

[2]  Peter Kuhn.  VLSI Implementation: Search Engine II (1D Array) , 1999 .

[3]  Peter Kuhn,et al.  Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation , 1999, Springer US.

[4]  Wayne Luk,et al.  The cost of data dependence in motion vector estimation for reconfigurable platforms , 2006, 2006 IEEE International Conference on Field Programmable Technology.

[5]  Jordi Ribas-Corbera,et al.  Windows Media Video 9: overview and applications , 2004, Signal Process. Image Commun..

[6]  Di Wu,et al.  Improved FFSBM Algorithm and Its VLSI Architecture for AVS Video Standard , 2006, Journal of Computer Science and Technology.

[7]  K. Rijkse,et al.  H.263: video coding for low-bit-rate communication , 1996, IEEE Commun. Mag..

[8]  Liang-Gee Chen,et al.  Survey on Block Matching Motion Estimation Algorithms and Architectures with New Results , 2006, J. VLSI Signal Process..

[9]  John V. McCanny.  Electronic product innovation using direct mapped signal processing SoC cores , 2003 .

[10]  Konstantinos Konstantinides,et al.  Image and Video Compression Standards: Algorithms and Architectures , 1997 .

[11]  Holger Blume,et al.  Model-Based Exploration of the Design Space for Heterogeneous Systems on Chip , 2005, J. VLSI Signal Process..

[12]  John V. McCanny,et al.  A VLSI architecture for variable block size video motion estimation , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.