Formal synthesis for pipeline design

Holger Hinrichsen, Hans Eveking, and Gerd Ritter Dept. of Electrical and Computer Engineering Darmstadt University of Technology, D-64283 Darmstadt, Germany hinrichsen/eveking/ritter@rs.tu-darmstadt.de Abstract. A method of formally correct synthesis is presented and applied to the automatic construction of pipelined processors. The approach is based on a small set of correctness-preserving transformations that are e ciently cross-checked by an independent formal veri cation tool. Basic pipeline strategies as well as automatic post-synthesis veri cation are provided.