Formal synthesis for pipeline design
暂无分享,去创建一个
[1] Ramayya Kumar,et al. Formal Synthesis in Circuit Design - A Classification and Survey , 1996, FMCAD.
[2] E BryantRandal. Graph-Based Algorithms for Boolean Function Manipulation , 1986 .
[3] Jerry R. Burch. Techniques for verifying superscalar microprocessors , 1996, DAC '96.
[4] Alice C. Parker,et al. Sehwa: a software package for synthesis of pipelines from behavioral specifications , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Egon Börger,et al. A Practical Method for Rigorously Controllable Hardware Design , 1997, ZUM.
[6] Raul Camposano,et al. Path-based scheduling for synthesis , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[8] David Cyrluk,et al. Inverting the Abstraction Mapping: A Methodology for Hardware Verification , 1996, FMCAD.
[9] Hans Eveking,et al. Formally Correct Construction of Pipelined Processors , 1998 .
[10] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[11] Arthur J. Bernstein,et al. Analysis of Programs for Parallel Processing , 1966, IEEE Trans. Electron. Comput..
[12] Peter Duzy,et al. The Synthesis Approach to Digital System Design , 1992 .
[13] V. M. Glushkov,et al. Automata theory and formal microprogram transformations , 1965 .