Reversible Circuits: IC/IP Piracy Attacks and Countermeasures

Reversible circuits employ a computing paradigm that is useful in a broad variety of applications. With increasing interest, security concerns for those circuits also will rise in the near future. At first glance, reversible circuits seem to be more secure to integrated circuit (IC)/intellectual property (IP) piracy than conventional circuits, since the target function is usually embedded in the reversible backbone circuit. This embedding adds ancillary inputs and garbage outputs that may appear to hide the target function. However, recent work showed that target function embedding and reversible synthesis methods leave telltale signs in the reversible circuits, which allow for an easy extraction of the synthesis approach and the embedded circuit. In this article, we perform an analysis of the IC/IP piracy attacks on reversible circuits. We focus on the reversible circuits generated by the quantum multivalued decision diagram (QMDD)- and binary decision diagram (BDD)-based synthesis approaches as case studies. We show that most of the target function can be identified using the telltale signs of the synthesis approach. We then propose a cost-effective input–output scrambling scheme that wipes out these telltale signs and, thus, thwarts the considered attacks by adding reversible gates. Those additional gates yield efficient yet secure reversible circuits.

[1]  Y. Yamanashi,et al.  Reversible logic gate using adiabatic superconducting devices , 2014, Scientific Reports.

[2]  M. Mosca,et al.  A Meet-in-the-Middle Algorithm for Fast Synthesis of Depth-Optimal Quantum Circuits , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Paul C. Kocher,et al.  Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems , 1996, CRYPTO.

[4]  Gerhard W. Dueck,et al.  Quantum Circuit Simplification and Level Compaction , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Farinaz Koushanfar,et al.  A Survey of Hardware Trojan Taxonomy and Detection , 2010, IEEE Design & Test of Computers.

[6]  Robert Wille,et al.  Reducing Reversible Circuit Cost by Adding Lines , 2010, 2010 40th IEEE International Symposium on Multiple-Valued Logic.

[7]  Robert Wille,et al.  Make it reversible: Efficient embedding of non-reversible functions , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[8]  Robert Wille,et al.  QMDDs: Efficient Quantum Function Representation and Manipulation , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Robert Wille,et al.  Automatic design of low-power encoders using reversible circuit synthesis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[10]  Paul C. Kocher,et al.  Differential Power Analysis , 1999, CRYPTO.

[11]  Robert Wille,et al.  Synthesis of approximate coders for on-chip interconnects using reversible logic , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  M. Thornton,et al.  ESOP-based Toffoli Gate Cascade Generation , 2007, 2007 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing.

[13]  Robert Wille,et al.  ATPG for Reversible Circuits Using Simulation, Boolean Satisfiability, and Pseudo Boolean Optimization , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[14]  Robert Wille,et al.  RevLib: An Online Resource for Reversible Functions and Reversible Circuits , 2008, 38th International Symposium on Multiple Valued Logic (ismvl 2008).

[15]  Thierry Paul,et al.  Quantum computation and quantum information , 2007, Mathematical Structures in Computer Science.

[16]  CHARLES RICHTER The Future of Computing Depends on Making It Reversible , 2017 .

[17]  R Cuykendall,et al.  Reversible optical computing circuits. , 1987, Optics letters.

[18]  Robert Wille,et al.  BDD-based synthesis of reversible logic for large functions , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[19]  William C. Athas,et al.  Reversible logic issues in adiabatic CMOS , 1994, Proceedings Workshop on Physics and Computation. PhysComp '94.

[20]  Takeo Kanade,et al.  Reversible Computation , 2016, Lecture Notes in Computer Science.

[21]  Robert Wille,et al.  Design automation for adiabatic circuits , 2019, ASP-DAC.

[22]  Robert Wille,et al.  Identifying Reversible Circuit Synthesis Approaches to Enable IP Piracy Attacks , 2017, 2017 IEEE International Conference on Computer Design (ICCD).

[23]  Robert Wille,et al.  Exploiting Negative Control Lines in the Optimization of Reversible Circuits , 2013, RC.

[24]  Peter W. Shor,et al.  Polynomial-Time Algorithms for Prime Factorization and Discrete Logarithms on a Quantum Computer , 1995, SIAM Rev..

[25]  Robert Wille,et al.  Elementary Quantum Gate Realizations for Multiple-Control Toffoli Gates , 2011, 2011 41st IEEE International Symposium on Multiple-Valued Logic.

[26]  Jeyavijayan Rajendran,et al.  Towards a comprehensive and systematic classification of hardware Trojans , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[27]  Tad Hogg,et al.  Mechanical Computing Systems Using Only Links and Rotary Joints , 2018, Journal of Mechanisms and Robotics.

[28]  Sofia Cassel,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 2012 .

[29]  Robert Wille,et al.  On the Difficulty of Inserting Trojans in Reversible Computing Architectures , 2017, IEEE Transactions on Emerging Topics in Computing.

[30]  Dick James,et al.  The state-of-the-art in semiconductor reverse engineering , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[31]  Robert Wille,et al.  IC/IP Piracy Assessment of Reversible Logic , 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[32]  Michael P. Frank,et al.  Foundations of Generalized Reversible Computing , 2017, RC.

[33]  Robert Wille,et al.  Taking one-to-one mappings for granted: Advanced logic design of encoder circuits , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[34]  Robert Wille,et al.  An Efficient Reduction of Common Control Lines for Reversible Circuit Optimization , 2015, 2015 IEEE International Symposium on Multiple-Valued Logic.

[35]  Robert Wille,et al.  Synthesis of reversible circuits with minimal lines for large functions , 2012, 17th Asia and South Pacific Design Automation Conference.

[36]  Michael S. Hsiao,et al.  Hardware Trojan Attacks: Threat Analysis and Countermeasures , 2014, Proceedings of the IEEE.

[37]  Robert Wille,et al.  Improving the mapping of reversible circuits to quantum circuits using multiple target lines , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).

[38]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[39]  E. Lutz,et al.  Experimental verification of Landauer’s principle linking information and thermodynamics , 2012, Nature.

[40]  Tad Hogg,et al.  Evaluating the friction of rotary joints in molecular machines , 2017, 1701.08202.

[41]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[42]  Gerhard W. Dueck,et al.  A transformation based algorithm for reversible logic synthesis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[43]  Kevin D. Osborn,et al.  Ballistic Reversible Gates Matched to Bit Storage: Plans for an Efficient CNOT Gate Using Fluxons , 2018, RC.

[44]  Robert Wille,et al.  Identification of Synthesis Approaches for IP/IC Piracy of Reversible Circuits , 2019, ACM J. Emerg. Technol. Comput. Syst..