A "double-face" bit-serial architecture for the 1D discrete wavelet transform

Proposes a novel discrete wavelet transform (DWT) architecture which is fully scalable, flexible, and modular. This architecture is bit serial, and therefore, has low hardware complexity and low power requirement. Nevertheless, because of its particular structure, it operates on-the-fly (i.e., it does not require wait cycles between consecutive input samples). Moreover, a very small hardware overhead can upgrade the architecture to compute also the inverse DWT ("double-face" utilization). Hardware complexity and computing performance are analyzed in detail.

[1]  Chaitali Chakrabarti,et al.  Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computers , 1995, IEEE Trans. Signal Process..

[2]  Peter B. Denyer,et al.  VLSI Signal Processing: A Bit-Serial Approach , 1985 .

[3]  Mary Jane Irwin,et al.  VLSI architectures for the discrete wavelet transform , 1995 .

[4]  Luigi Dadda.  Fast multipliers for two's-complement numbers in serial form , 1985, 1985 IEEE 7th Symposium on Computer Arithmetic (ARITH).

[5]  Elias S. Manolakos,et al.  Discrete wavelet transform: data dependence analysis and synthesis of distributed memory and control array architectures , 1997, IEEE Trans. Signal Process..

[6]  Stéphane Mallat,et al.  Multifrequency channel decompositions of images and wavelet models , 1989, IEEE Trans. Acoust. Speech Signal Process..

[7]  Jelena Kovacevic,et al.  Wavelets and Subband Coding , 2013, Prentice Hall Signal Processing Series.

[8]  Stéphane Mallat,et al.  A Theory for Multiresolution Signal Decomposition: The Wavelet Representation , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[9]  Lotfi Senhadji,et al.  Interictal EEG spike detection: a new framework based on wavelet transform , 1994, Proceedings of IEEE-SP International Symposium on Time- Frequency and Time-Scale Analysis.

[10]  Wei Li,et al.  A VLSI architecture for discrete wavelet transform , 1996, Proceedings of 3rd IEEE International Conference on Image Processing.

[11]  R. Haddad,et al.  Multiresolution Signal Decomposition: Transforms, Subbands, and Wavelets , 1992 .

[12]  John V. McCanny,et al.  Systolic inner product arrays with automatic word rounding , 1992, J. VLSI Signal Process..

[13]  R. B. Urquhart,et al.  Systolic matrix and vector multiplication methods for signal processing , 1984 .

[14]  Mary Jane Irwin,et al.  Digit serial systolic VLSI architectures , 1990 .

[15]  Ingrid Daubechies,et al.  Ten Lectures on Wavelets , 1992 .

[16]  Sethuraman Panchanathan,et al.  VLSI implementation of discrete wavelet transform , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Chin-Liang Wang.  New bit-serial VLSI implementation of RNS FIR digital filters , 1994 .

[18]  Richard Kronland-Martinet,et al.  Analysis of Sound Patterns through Wavelet transforms , 1987, Int. J. Pattern Recognit. Artif. Intell..

[19]  Francescomaria Marino,et al.  A two-level interleaving architecture for serial convolvers , 1999, IEEE Trans. Signal Process..

[20]  V. Boriakoff,et al.  FFT computation with systolic arrays, a new architecture , 1994 .

[22]  John V. McCanny,et al.  OPTIMISED BIT LEVEL SYSTOLIC ARRAY FOR CONVOLUTION. , 1984 .

[23]  Luigi Dadda.  A polyphase architecture for serial-input convolvers , 1990, J. VLSI Signal Process..

[24]  T. Nishitani,et al.  VLSI architectures for discrete wavelet transforms , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[25]  Chaitali Chakrabarti,et al.  Architectures for wavelet transforms: A survey , 1996, J. VLSI Signal Process..

[26]  R. A. Evans,et al.  Modified bit-level systolic inner product/convolver architecture with increased throughput , 1987 .