Energy minimization of system pipelines using multiple voltages

Modem computer and communication system design has to consider the timing constraints imposed by communication and system pipelines, and minimize the energy consumption. We adopt the recent proposed model for communication pipeline latency and address the problem of how to minimize the power consumption in system-level pipelines under the latency constraints by selecting supply voltage for each pipeline stage using the variable voltage core-based system design methodology. We define the problem, solve it optimally under realistic assumptions and develop algorithms for power minimization of system pipeline designs based on our theoretical results. We apply this new approach to the 4-stage Myrinet GAM pipeline and with the appropriate voltage profiles, we achieve 93.4%, 91.3% and 26.9% power reduction on three pipeline stages over the traditional design.

[1]  Richard P. Martin,et al.  Modeling communication pipeline latency , 1998, SIGMETRICS '98/PERFORMANCE '98.

[2]  Teresa H. Meng,et al.  A high-efficiency variable-voltage CMOS dynamic dc-dc switching regulator , 1997 .

[3]  Anantha P. Chandrakasan,et al.  Data driven signal processing: an approach for energy efficient computing , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[4]  Thorsten von Eicken,et al.  ATM and fast Ethernet network interfaces for user-level communication , 1997, Proceedings Third International Symposium on High-Performance Computer Architecture.

[5]  Anantha Chandrakasan,et al.  Data driven signal processing: an approach for energy efficient computing , 1996, ISLPED '96.

[6]  L. S. Nielsen,et al.  Low-power operation using self-timed circuits and adaptive scaling of the supply voltage , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[7]  V. von Kaenel,et al.  A voltage reduction technique for battery-operated systems , 1990 .

[8]  Larry L. Peterson,et al.  Making paths explicit in the Scout operating system , 1996, OSDI '96.

[9]  Mary K. Vernon,et al.  Managing server load in global memory systems , 1997, SIGMETRICS '97.

[10]  Andrew Wolfe.  Issues for low-power CAD tools: A system-level design study , 1996, Des. Autom. Embed. Syst..

[11]  David E. Culler,et al.  Virtual network transport protocols for Myrinet , 1998, IEEE Micro.

[12]  Mateo Valero,et al.  Multiple-banked register file architectures , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[13]  Alan F. Murray,et al.  IEEE International Solid-State Circuits Conference , 2001 .

[14]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[15]  Thomas D. Burd,et al.  Processor design for portable systems , 1996, J. VLSI Signal Process..

[16]  Charles L. Seitz,et al.  Myrinet: A Gigabit-per-Second Local Area Network , 1995, IEEE Micro.

[17]  Miodrag Potkonjak,et al.  Power optimization of variable voltage core-based systems , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[18]  A. Chandrakasan,et al.  An efficient controller for variable supply-voltage low power processing , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[19]  Luc Claesen,et al.  Low power applications at system level , 1997 .

[20]  Wolfgang Nebel,et al.  Low power design in deep submicron electronics , 1997 .

[21]  Anna R. Karlin,et al.  Reducing network latency using subpages in a global memory environment , 1996, ASPLOS VII.

[22]  Mark Horowitz,et al.  Energy dissipation in general purpose microprocessors , 1996, IEEE J. Solid State Circuits.

[23]  Hal Wasserman,et al.  Comparing algorithm for dynamic speed-setting of a low-power CPU , 1995, MobiCom '95.

[24]  F. Frances Yao,et al.  A scheduling model for reduced CPU energy , 1995, Proceedings of IEEE 36th Annual Foundations of Computer Science.