论文信息 - A new cell for low power adders

A new cell for low power adders

Reducing power dissipation at the circuit level is considered one of the main factors in developing low power systems. Also, minimizing power of the most commonly used circuit module, will lead to a global power reduction. Following these two design philosophies, a low power speed adder has been developed based on a new cell. This cell is a combination of an XOR gate and transmission gate. It offers both low power and high speed performance. The proposed cell has been compared with two other basic common cells. An extensive analysis of three types of adders, namely carry lookahead, carry select and carry skip has proved the superiority of the proposed cell.

E. Abu-Shama | M. Bayoumi

[1] M. Bergman,et al. "Introduction to nMOS and cMOS VLSI Systems Design" by Amar Mukherjee, from: Prentice-Hall, Englewood Cliffs, NJ 07632, U.S.A , 1986, Integr..

[2] Dake Liu,et al. Power consumption estimation in CMOS VLSI chips , 1994, IEEE J. Solid State Circuits.

[3] Mary Jane Irwin,et al. Low power tradeoffs in signal processing hardware primitives , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.

[4] A. Elchouemi,et al. An efficient low power basic cell for adders , 1995, 38th Midwest Symposium on Circuits and Systems. Proceedings.

[5] Haomin Wu,et al. A new design of the CMOS full adder , 1992 .

[6] Wu-Shiung Feng,et al. New efficient designs for XOR and XNOR functions on the transistor level , 1994, IEEE J. Solid State Circuits.

[7] Kamran Eshraghian,et al. Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[8] Amar Mukherjee,et al. Introduction to Nmos and Cmos Vlsi Systems Design , 1986 .

[9] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .