Practical design and performance evaluation of completion detection circuits

To achieve the goal of designing high performance self-timed circuits, one of the key factors is to design a fast completion detection circuit, detecting the completion of the self-timed circuit. Some recent work proposed by Wuu and Yun on completion detection circuits is reviewed. A new design of high performance completion detection circuits for dual-rail self-timed circuits is presented. The results of our SPICE simulation show that our computation-completion detection circuit is more than 9 times faster than Wuu's and Yun's, and our reset-completion detection circuits is 2.7 times faster than Wuu's.

[1]  S. H. Unger.  A building block approach to unlocked systems , 1993, [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences.

[2]  Alain J. Martin.  Programming in VLSI: from communicating processes to delay-insensitive circuits , 1991 .

[3]  Peter A. Beerel,et al.  The design and verification of a high-performance low-control-overhead asynchronous differential equation solver , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Sarma B. K. Vrudhula,et al.  A design of a fast and area efficient multi-input Muller C-element , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Ran Ginosar,et al.  An Efficient Implementation of Boolean Functions as Self-Timed Circuits , 1992, IEEE Trans. Computers.

[6]  Scott Hauck,et al.  Asynchronous design methodologies: an overview , 1995, Proc. IEEE.

[7]  Alain J. Martin.  Asynchronous datapaths and the design of an asynchronous adder , 1992, Formal Methods Syst. Des..

[8]  Fu-Chiung Cheng,et al.  Synthesizing iterative functions into delay-insensitive tree circuits , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[9]  Izzet Kale,et al.  Activity-Monitoring Completion-Detection (AMCD): a new single rail approach to achieve self-timing , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[10]  Mark Horowitz,et al.  Self-timed logic using current-sensing completion detection (CSCD) , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[11]  Steven M. Nowick,et al.  Asynchronous Circuit Design: Motivation, Background, & Methods , 1995 .

[12]  Stephen H. Unger,et al.  Delay-insensitive carry-lookahead adders , 1997, Proceedings Tenth International Conference on VLSI Design.

[13]  Peter A. Beerel,et al.  The design and verification of a high-performance low-control-overhead asynchronous differential equation solver , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[14]  Erik Brunvand.  Translating concurrent communicating programs into asynchronous circuits , 1992 .