Proactive management of X's in scan chains for compression

Scan Compression has become an integral part of today's design-for-test (DFT) methodology for achieving high quality test at lower costs. Just as scan matured over a span of 40 years we are going to see Scan Compression improve. In this paper we present one such improvement to scan compression. An intelligent scan chain design for proactively managing the Xs in scan compression architectures is presented. In-depth analysis via experimental data is used to show that very high X-tolerance can be achieved using the proposed technique without any changes to ATPG or compressor architecture. We also show that this eventually translates into higher compression ratio and lower test data volume.

[1]  Minesh B. Amin,et al.  X-tolerant compression and application of scan-atpg patterns in a bist architecture , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[2]  Irith Pomeranz,et al.  On-chip compression of output responses with unknown values using lfsr reseeding , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[3]  Irith Pomeranz,et al.  On output response compression in the presence of unknown output values , 2002, DAC '02.

[4]  Peter Wohl,et al.  Fully X-tolerant combinational scan compression , 2007, 2007 IEEE International Test Conference.

[5]  Sudhakar M. Reddy,et al.  Convolutional compaction of test responses , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[6]  Huawei Li,et al.  Test resource partitioning based on efficient response compaction for test time and tester channels reduction , 2003, 2003 Test Symposium.

[7]  Vivek Chickermane,et al.  Channel masking synthesis for efficient on-chip test compression , 2004, 2004 International Conferce on Test.

[8]  Irith Pomeranz,et al.  On efficient X-handling using a selective compaction scheme to achieve high test response compaction ratios , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[9]  Vivek Chickermane,et al.  Channel masking synthesis for efficient on-chip test compression , 2004 .

[10]  Huawei Li,et al.  Test Resource Partitioning Based on Efficient Response Compaction for Test Time and Tester Channels Reduction , 2005, Journal of Computer Science and Technology.

[11]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique for test cost reduction , 2002, Proceedings. International Test Conference.

[12]  D. Burek,et al.  Test data compression , 2003, IEEE Design & Test of Computers.

[13]  Peter Wohl,et al.  Analysis and design of optimal combinational compactors [logic test] , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[14]  Peter Wohl,et al.  Analysis and Design of Optimal Combinational Compactors , 2003 .

[15]  Irith Pomeranz,et al.  On Compacting Test Response Data Containing Unknown Values , 2003, ICCAD 2003.

[16]  Janusz Rajski,et al.  Synthesis of X-tolerant convolutional compactors , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).