A novel communication strategy between PE and NI in NoC-based MPSoC

More and more computing cores will be integrated in the future SoC to deal with the growing application requirement. For such Multi-Processor System-on-Chip (MPSoC) with high integration and large complexity, one key issue is the on-chip communication among various cores. By the way of analyzing the communication process, this paper proves that the bottleneck of inter-core communication is the interaction between computing and communicating element. Targeting high efficiency of such interaction, a novel interaction strategy which combines a Lookup Table (LUT) mechanism and DMA mode, is proposed. In this strategy, a hardware message address table is created in the network interface (NI), and NI can transfer the data from the network to local memory directly by looking up this table. It can remarkably reduce the usage of CPU interruption during communication, which is significant to improve the communication performance. The experimental results show that the proposed strategy brings better performance than the traditional buffer pool strategy when the message size is big, and performs the same when the message size is small.

[1]  W. Walker,et al.  Mpi: a Standard Message Passing Interface 1 Mpi: a Standard Message Passing Interface , 1996 .

[2]  Siyue Sun,et al.  A Fast Timing-Accurate MPSoC HW / SW Co-Simulation Platform based on a Novel Synchronization Scheme , 2010 .

[3]  Giovanni De Micheli,et al.  Design, synthesis, and test of networks on chips , 2005, IEEE Design & Test of Computers.

[4]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[5]  Liyi Xiao,et al.  Design and analysis of on-chip router , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[6]  Rolf Hempel,et al.  The MPI Standard for Message Passing , 1994, HPCN.

[7]  Jari Nurmi,et al.  NoC Interface for fault-tolerant Message-Passing communication on Multiprocessor SoC platform , 2009, 2009 NORCHIP.

[8]  Gerald E. Sobelman,et al.  NIUGAP: low latency network interface architecture with Gray code for networks-on-chip , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[9]  Yu-Kwong Kwok,et al.  On the design, control, and use of a reconfigurable heterogeneous multi-core system-on-a-chip , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.

[10]  Rainer Leupers,et al.  MAPS: An integrated framework for MPSoC application parallelization , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[11]  Rabi N. Mahapatra,et al.  Core network interface architecture and latency constrained on-chip communication , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).