A Low Power DDFS Design with Error Compensation Using A Nonlinear Digital-to-Analog Converter

This paper presents the architecture as well as the circuit implementation of a direct digital frequency synthesizer (DDFS) with error compensation. The proposed DDFS based on the straight line approximation with a 10-bit amplitude resolution. The proposed technique replaces the conventional ROM-based phase-to-amplitude conversion circuitry and the linear digital-to-analog converter with a nonlinear digital-to-analog converter (DAC). Thus, the overall power dissipation as well as hardware complexity can be significantly reduced. For a single 3.3-V supply, the maximum power dissipation is 3.37 mW at the clock rate of 385 MHz. The spurious free dynamic range (SFDR) of the synthesized sinusoid is -62.42 dBc at a 3 MHz output.

[1]  W. Guggenbuhl,et al.  A high-swing, high-impedance MOS cascode circuit , 1990 .

[2]  Hakan Kuntman,et al.  Accurate and high output impedance current mirror suitable for CMOS current output stages , 1997 .

[3]  Tsuneo Tsukahara,et al.  A 2-V, 2-GHz low-power direct digital frequency synthesizer chip set for wireless communication , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[4]  E.K.F. Lee,et al.  Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter , 1999, IEEE J. Solid State Circuits.

[5]  Edgar Sanchez-Sinencio,et al.  A 100-MHz 8-mW ROM-less quadrature direct digital frequency synthesizer , 2002 .

[6]  B. Gold,et al.  A digital frequency synthesizer , 1971 .

[7]  Chua-Chin Wang,et al.  A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  A.M. Fahim,et al.  Low-power direct digital frequency synthesis for wireless communications , 2000, IEEE Journal of Solid-State Circuits.

[9]  C.-E. A. WINs,et al.  Low , 2020, Definitions.

[10]  Steve Collins,et al.  Direct Digital-Frequency Synthesis by Analog Interpolation , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  G. W. Kent,et al.  A high purity, high speed direct digital synthesizer , 1995, Proceedings of the 1995 IEEE International Frequency Control Symposium (49th Annual Symposium).