A Low-Power Ultra-Compact CMOS LNA with Shunt-Resonating Current-Reused Topology

A low-power ultra-compact CMOS low-noise amplifier (LNA) in a shunt-resonating current-reused topology is presented. The common-source transistors are connected with a shunt-resonating inter-stage match network such that the bias current is shared to have low power consumption and RF signal is doubly amplified to have high gain and low noise figure. The implemented 0.18 mum CMOS LNA achieves 15.2 dB power gain and 3.0 dB noise figure, while only consuming 1.81 mW. Compared with previously published current-reused LNA, the proposed LNA has smallest chip size of 0.28 mm2, excluding the I/O pads, and the highest FOM of 2.77.

[1]  D.J. Allstot,et al.  A g/sub m/-Boosted Current-Reuse LNA in 0.18/spl mu/m CMOS , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[2]  S. Mohammadi,et al.  A 3GHz subthreshold CMOS low noise amplifier , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[3]  Liang-Hung Lu,et al.  Design of Ultra-Low-Voltage RF Frontends With Complementary Current-Reused Architectures , 2007, IEEE Transactions on Microwave Theory and Techniques.

[4]  Ahmed Amer,et al.  A Low-Power Wideband CMOS LNA for WiMAX , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Huey-Ru Chuang,et al.  A 5.7-GHz 0.18-μm CMOS gain-controlled differential LNA with current reuse for WLAN receiver , 2003 .

[6]  Mou Shouxian,et al.  A modified architecture used for input matching in CMOS low-noise amplifiers , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Pietro Andreani,et al.  Noise optimization of an inductively degenerated CMOS low noise amplifier , 2001 .

[8]  Sang-Gug Lee,et al.  A 5.2-GHz LNA in 0.35-μm CMOS utilizing inter-stage series resonance and optimizing the substrate resistance , 2003, IEEE J. Solid State Circuits.

[9]  J.-P. Raskin,et al.  A 2.4-GHz Fully Integrated ESD-Protected Low-Noise Amplifier in 130-nm PD SOI CMOS Technology , 2007, IEEE Transactions on Microwave Theory and Techniques.

[10]  L.-H. Lu,et al.  5.7 GHz low-power variable-gain LNA in 0.18 [micro sign]m CMOS , 2005 .

[11]  M.J. Deen,et al.  A 4-mW monolithic CMOS LNA at 5.7GHz with the gate resistance used for input matching , 2006, IEEE Microwave and Wireless Components Letters.

[12]  Sang-Gug Lee,et al.  CMOS low-noise amplifier design optimization techniques , 2004, IEEE Transactions on Microwave Theory and Techniques.