A 312-MHz 16-Mb random-cycle embedded DRAM macro with a power-down data retention mode for mobile applications

An embedded DRAM macro with a self-adjustable timing control (STC) scheme, a negative edge transmission scheme (NET), and a power-down data retention (PDDR) mode is developed. A 13.98-mm/sup 2/ 16-Mb embedded DRAM macro is fabricated in 0.13 /spl mu/m logic-based embedded DRAM process. Co-salicide word lines and MIM capacitors are used for high-speed array operation. The delay timing variation of 36 % for an RC delay can be reduced to 3.8% by using the STC scheme. The NET scheme transfers array control signals to local array blocks with high accuracy. Thereby, the test chip achieves 1.2-V 312-MHz random cycle operation even in the low-power process. 73-/spl mu/W data retention power is realized by using the PDDR mode, which is 5% of conventional schemes.

[1]  T. Gyohten,et al.  A 312MHz 16Mb random-cycle embedded DRAM macro with 73/spl mu/W power-down mode for mobile applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  J.E. Barth,et al.  A 500-MHz multi-banked compilable DRAM macro with direct write and programmable pipelining , 2004, IEEE Journal of Solid-State Circuits.

[3]  Jin-Ki Kim,et al.  A 6.25 ns random access 0.25 /spl mu/m embedded DRAM , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[4]  Takeshi Fujino,et al.  An embedded DRAM with a 143-MHz SRAM interface using a sense-synchronized read/write , 2003 .

[5]  M. Wordeman,et al.  An 800-MHz embedded DRAM with a concurrent refresh mode , 2005, IEEE Journal of Solid-State Circuits.

[6]  K. Dosaka,et al.  An embedded DRAM hybrid macro with auto signal management and enhanced-on-chip tester , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[7]  T. Kirihata,et al.  A 2.9ns random access cycle embedded DRAM with a destructive-read , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[8]  K. Hardee,et al.  A 0.6V 205MHz 19.5ns tRC 16Mb embedded DRAM , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).