Mechanism of Dynamic Bias Temperature Instability in p- and nMOSFETs: The Effect of Pulse Waveform

The waveform effect on dynamic bias temperature instability (BTI) is systematically studied for both p- and nMOSFETs with ultrathin SiON gate dielectrics by using a modified direct-current current-voltage method to monitor the stress-induced interface trap density. Interface traps are generated at the inversion gate bias (negative for pMOSFETs and positive for nMOSFETs) and are partially recovered at the zero or accumulation gate bias. Devices under high-frequency bipolar stress exhibit a significant frequency-dependent degradation enhancement. Approximate analytical expressions of the interface trap generation for devices under the static, unipolar, or bipolar stress are derived in the framework of conventional reaction-diffusion (R-D) model and with an assumption that additional interface traps (Nit *) are generated in each cycle of the dynamic stress. The additional interface trap generation is proposed to originate from the transient trapped carriers in the states at and/or near the SiO2/Si interface upon the gate voltage reversal from the accumulation bias to the inversion bias quickly, which may accelerate dissociation of Si-H bonds at the beginning of the stressing phase in each cycle. Hence, N it * depends on the interface-state density, the voltage at the relaxation (i.e., accumulation) bias, and the transition time of the stress waveform (the fall time for pMOSFETs and the rise time for nMOSFETs). The observed dynamic BTI behaviors can be perfectly explained by this modified R-D model

[1]  Gerard Ghibaudo,et al.  A time domain analysis of the charge pumping current , 1988 .

[2]  Gerard Ghibaudo,et al.  Investigation of the charge pumping current in metal‐oxide‐semiconductor structures , 1989 .

[3]  Guido Groeseneken,et al.  The influence of the measurement setup on enhanced AC hot carrier degradation of MOSFETs , 1990 .

[4]  E. H. Nicollian,et al.  Mechanism of negative‐bias‐temperature instability , 1991 .

[5]  Ogawa,et al.  Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.

[6]  T. P. Chen,et al.  Interface trap generation by FN injection under dynamic oxide field stress , 1998 .

[7]  D. Kwong,et al.  Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling , 2002, IEEE Electron Device Letters.

[8]  W. Abadeer,et al.  Behavior of NBTI under AC dynamic circuit conditions , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[9]  D. Kwong,et al.  Dynamic NBTI of PMOS transistors and its impact on device lifetime , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[10]  Y. Takaishi,et al.  A novel W/WNx/dual-gate CMOS technology for future high-speed DRAM having enhanced retention time and reliability , 2003, IEEE International Electron Devices Meeting 2003.

[11]  N. Mielke,et al.  Universal recovery behavior of negative bias temperature instability [PMOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.

[12]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[13]  J. Babcock,et al.  Dynamic recovery of negative bias temperature instability in p-type metal–oxide–semiconductor field-effect transistors , 2003 .

[14]  M.A. Alam,et al.  A critical examination of the mechanics of dynamic NBTI for PMOSFETs , 2003, IEEE International Electron Devices Meeting 2003.

[15]  R. Tsuchiya,et al.  Negative bias temperature instability of pMOSFETs with ultra-thin SiON gate dielectrics , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[16]  L. Chan,et al.  A new waveform-dependent lifetime model for dynamic NBTI in PMOS transistor , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[17]  M.A. Alam,et al.  Investigation and modeling of interface and bulk trap generation during negative bias temperature instability of p-MOSFETs , 2004, IEEE Transactions on Electron Devices.

[18]  Y. Mitani.  Influence of nitrogen in ultra-thin SiON on negative bias temperature instability under AC stress , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[19]  M. Denais,et al.  A thorough investigation of MOSFETs NBTI degradation , 2005, Microelectron. Reliab..

[20]  H. Miyake,et al.  Enhancement of BTI degradation in pMOSFETs under high-frequency bipolar gate bias , 2005, IEEE Electron Device Letters.

[21]  Anri Nakajima,et al.  Interface trap and oxide charge generation under negative bias temperature instability of p-channel metal-oxide-semiconductor field-effect transistors with ultrathin plasma-nitrided SiON gate dielectrics , 2005 .

[22]  A. Nakajima,et al.  Pulse waveform dependence on AC bias temperature instability in pMOSFETs , 2005, IEEE Electron Device Letters.

[23]  Shiyang Zhu,et al.  Abnormal enhancement of interface trap generation under dynamic oxide field stress at MHz region , 2005 .

[24]  M. Denais,et al.  Impacts of the recovery phenomena on the worst-case of damage in DC/AC stressed ultra-thin NO gate-oxide MOSFETs , 2005, Microelectron. Reliab..

[25]  Modified Direct-Current Current-Voltage Method for Interface Trap Density Extraction in Metal-Oxide-Semiconductor Field-Effect-Transistor with Tunneling Gate Dielectrics at High Temperature , 2005 .

[26]  G. Ghibaudo,et al.  Review on high-k dielectrics reliability issues , 2005, IEEE Transactions on Device and Materials Reliability.

[27]  A. Nakajima,et al.  Atomic Layer-deposited Si-nitride/SiO/sub 2/ stack gate dielectrics for future high-speed DRAM with enhanced reliability , 2005, IEEE Electron Device Letters.

[28]  H. Miyake,et al.  Interface trap generation induced by charge pumping current under dynamic oxide field stresses , 2005, IEEE Electron Device Letters.

[29]  Souvik Mahapatra,et al.  Negative bias temperature instability in CMOS devices , 2005 .

[30]  Shiyang Zhu,et al.  Influence of bulk bias on negative bias temperature instability of p-channel metal-oxide-semiconductor field-effect transistors with ultrathin SiON gate dielectrics , 2006 .