论文信息 - FPGA implementation of chaotic state sequence generator for secure communication

FPGA implementation of chaotic state sequence generator for secure communication

In this work, a hardware implementation of Chaotic State Sequence Generator for Secure Communication is proposed. The state of the chaotic generator is quantized by a threshold detector and fed to the 16-bit shift register which stores states at sixteen different time instants. The state selection corresponding to any one of the 16 time instant is performed by a multiplexer in pseudo-random manner using a Finite State Machine. The designs were coded in VHDL, implemented on a FPGA device and successfully tested for image encryption application.

[1] Abbas Dandache,et al. New hardware Cryptosystem based chaos for the secure real-time of embedded applications , 2011, 2011 IEEE Workshop on Signal Processing Systems (SiPS).

[2] Wenbo Liu,et al. Design and FPGA Implementation of a Pseudo-Random Bit Sequence Generator Using Spatiotemporal Chaos , 2006, ICCCAS 2006.

[3] K. Deergha Rao,et al. VLSI realization of a secure cryptosystem for image encryption and decryption , 2011, 2011 International Conference on Communications and Signal Processing.

[4] Yaobin Mao,et al. Design and FPGA Implementation of a Pseudo-Random Bit Sequence Generator Using Spatiotemporal Chaos , 2006, 2006 International Conference on Communications, Circuits and Systems.

[5] Clare D. McGillem,et al. A chaotic direct-sequence spread-spectrum communication system , 1994, IEEE Trans. Commun..

[6] Zbigniew Kotulski,et al. Some models of chaotic motion of particles and their application to cryptography , 1999 .

[7] Omar Farooq,et al. Signal‐Dependent Chaotic‐State‐Modulated Digital Secure Communication , 2006 .

[8] Jinhong Luo,et al. Research of Chaos Encryption Algorithm Based on Logistic Mapping , 2006, 2006 International Conference on Intelligent Information Hiding and Multimedia.