Challenges for extra large embedded wafer level ball grid array development

Fan-out embedded wafer level ball grid array (eWLB) is a very promising packaging technology with many advantages in comparison to standard Ball Grid Array Packages and leadframe based packages because of smaller size, better electrical and thermal performance, higher package interconnect density and system integration possibilities at low packaging cost. It was successfully developed for medium and large-size package. However, there is strong need to develop extra large eWLB for system integration. Compared with large eWLB, there are many challenges for extra large eWLB development. Wafer or panel level warpage, package level reliability, and board level reliability are ones of the most challenging issues. In this paper, finite element modeling was used to create design rules and optimize test vehicles based on the correlation done for medium, large-size eWLB. Two test vehicles were indentified for process development and reliability test. Recent progress in the extra large eWLB development is introduced in this paper, the results show that the design rule and process capability are reliable and ready for extra large molded embedded wafer level package for system integration needs.

[1]  R. Weigel,et al.  A 77 GHz SiGe mixer in an embedded wafer level BGA package , 2008, 2008 58th Electronic Components and Technology Conference.

[2]  Hun Shen Ng,et al.  Drop impact life prediction model for lead-free BGA packages and modules , 2005, EuroSimE 2005. Proceedings of the 6th International Conference on Thermal, Mechanial and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, 2005..

[3]  R. Darveaux.  Effect of simulation methodology on solder joint crack growth correlation , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[4]  J.-C. Souriau,et al.  Wafer level processing of 3D system in package for RF and data application , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[5]  H. Reichl,et al.  Fatigue life models for SnAgCu and SnPb solder joints evaluated by experiments and simulation , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[6]  Zhaowei Zhong,et al.  Novel numerical and experimental analysis of dynamic responses under board level drop test , 2004, 5th International Conference on Thermal and Mechanical Simulation and Experiments in Microelectronics and Microsystems, 2004. EuroSimE 2004. Proceedings of the.

[7]  F. Che,et al.  Modeling stress strain curves for lead-free 95.5Sn-3.8Ag-0.7Cu solder , 2004, 5th International Conference on Thermal and Mechanical Simulation and Experiments in Microelectronics and Microsystems, 2004. EuroSimE 2004. Proceedings of the.

[8]  P. Nummila,et al.  Mechanical Shock Robustness of Different Wafer Level Chip Scale Package (WLCSP) Types , 2007, 2007 9th Electronics Packaging Technology Conference.

[9]  R. Hagen,et al.  Embedded Wafer Level Ball Grid Array (eWLB) , 2008, 2008 10th Electronics Packaging Technology Conference.